{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,28]],"date-time":"2025-05-28T04:10:49Z","timestamp":1748405449820,"version":"3.41.0"},"reference-count":31,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2002,12,1]],"date-time":"2002-12-01T00:00:00Z","timestamp":1038700800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2002,12,1]],"date-time":"2002-12-01T00:00:00Z","timestamp":1038700800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["International Journal of Parallel Programming"],"published-print":{"date-parts":[[2002,12]]},"DOI":"10.1023\/a:1020601110391","type":"journal-article","created":{"date-parts":[[2003,3,18]],"date-time":"2003-03-18T20:27:35Z","timestamp":1048019255000},"page":"397-418","source":"Crossref","is-referenced-by-count":0,"title":["Backtracking-Based Instruction Scheduling to Fill Branch Delay Slots"],"prefix":"10.1007","volume":"30","author":[{"given":"Ivan D.","family":"Baev","sequence":"first","affiliation":[]},{"given":"Waleed M.","family":"Meleis","sequence":"additional","affiliation":[]},{"given":"Santosh G.","family":"Abraham","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"2","key":"454210_CR1","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/2.820037","volume":"33","author":"M. S. Schlansker","year":"2000","unstructured":"M. S. Schlansker and B. R. Rau, EPIC: Explicitly Parallel Instruction Computing, Computer, 33(2):37\u201345 (2000).","journal-title":"Computer"},{"key":"454210_CR2","unstructured":"S. Muchnick, Advanced Compiler Design and Implementation, Morgan Kaufmann (1997)."},{"key":"454210_CR3","doi-asserted-by":"crossref","unstructured":"P. B. Gibbons and S. S. Muchnick. Efficient Instruction Scheduling for a Pipelined Architecture, in ACM SIGPLAN Symposium on Compiler Construction (1986).","DOI":"10.1145\/12276.13312"},{"issue":"1","key":"454210_CR4","doi-asserted-by":"crossref","first-page":"85","DOI":"10.1147\/rd.341.0085","volume":"34","author":"H. S. Warren","year":"1990","unstructured":"H. S. Warren, Instruction Scheduling for the IBM RISC System\/6000 Processor, IBM Journal of Research and Development, 34(1):85\u201392 (1990).","journal-title":"IBM Journal of Research and Development"},{"issue":"1\/2","key":"454210_CR5","doi-asserted-by":"crossref","first-page":"181","DOI":"10.1007\/BF01205184","volume":"7","author":"J. C. Dehnert","year":"1993","unstructured":"J. C. Dehnert and R. A. Toole, Compiling for the Cydra-5, J. Supercomput., 7(1\/2): 181\u2013227 (1993).","journal-title":"J. Supercomput."},{"issue":"4","key":"454210_CR6","first-page":"452","volume":"13","author":"M. Rim","year":"1994","unstructured":"M. Rim and R. Jain, Lower-bound Performance Estimation for the High-Level Synthesis Scheduling Problem, IEEE Transactions on CAD of ICS, 13(4)<\/del>:452\u2013459 (1994).","journal-title":"IEEE Transactions on CAD of ICS"},{"issue":"4","key":"454210_CR7","doi-asserted-by":"crossref","first-page":"443","DOI":"10.1145\/238997.239002","volume":"1","author":"M. Langevin","year":"1996","unstructured":"M. Langevin and E. Cherny, A Recursive Technique for Computing Lower-Bound Performance of Schedules, ACM Transactions on Design Automaton of Electronic Systems, 1(4):443\u2013455 (1996).","journal-title":"ACM Transactions on Design Automaton of Electronic Systems"},{"key":"454210_CR8","unstructured":"A. Eichenberger and W. M. Meleis, Balance Scheduling: Weighting Branch Tradeoffs in Superblocks, in International Symposium on Microachitecture Haifa, Israel (1999)."},{"key":"454210_CR9","unstructured":"S. G. Abraham, Efficient Backtracking Instruction Schedulers, Technical Report HPL-2000-56, Hewlett-Packard Laboratories (2000). www.hpl.hp.com\/techreports\/2000\/HPL-2000-56.html."},{"issue":"1","key":"454210_CR10","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1007\/BF03356742","volume":"24","author":"B. R. Rau","year":"1996","unstructured":"B. R. Rau, Iterative Modulo Scheduling, Int. J. Parallel Prog., 24(1):3\u201364 (1996).","journal-title":"Int. J. Parallel Prog."},{"key":"454210_CR11","unstructured":"V. Kathail, M. S. Schlansker, and B. R. Rau, HPL PlayDoh Architecture Specification: Version 1.0, Technical Report, Hewlett-Packard Laboratories (1991)."},{"key":"454210_CR12","unstructured":"The Trimaran Compilation Infrastructure (1999). www.trimaran.org."},{"issue":"1\/2","key":"454210_CR13","doi-asserted-by":"crossref","first-page":"229","DOI":"10.1007\/BF01205185","volume":"7","author":"W. W. Hwu","year":"1993","unstructured":"W. W. Hwu, S. A. Mahlke, W. Y. Chen, P. P. Chang, N. J. Warter, R. A. Bringmann, R. G. Ouellette, R. E. Hank, T. Kiyohara, G. E. Haab, J. G. Holm, and D. M. Lavery, The Superblock: An Effective Technique for VLIW and Superscalar Compilation, J. Supercomput., 7(1\/2):229\u2013248 (1993).","journal-title":"J. Supercomput."},{"key":"454210_CR14","unstructured":"J. A. Fisher, Global Code Generation for Instruction-Level Parallelism: Trace Scheduling-2, Technical Report, Hewlett-Packard Laboratories (1993)."},{"issue":"7","key":"454210_CR15","doi-asserted-by":"crossref","first-page":"460","DOI":"10.1109\/TC.1981.1675826","volume":"C-30","author":"S. Davidson","year":"1981","unstructured":"S. Davidson, D. Landskov, B. D. Shriver, and P. W. Mallet, Some Experiments in Local Microcode Compaction for Horizontal Machines, IEEE Transactions on Computers, C-30(7): 460\u2013477 (1981).","journal-title":"IEEE Transactions on Computers"},{"issue":"1\/2","key":"454210_CR16","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1007\/BF01205181","volume":"7","author":"B. R. Rau","year":"1993","unstructured":"B. R. Rau and J. A. Fisher, Instruction_Level Parallel Processing: History, Overview and Perspective, J. Supercomput., 7(1\/2):9\u201350 (1993).","journal-title":"J. Supercomput."},{"issue":"3","key":"454210_CR17","doi-asserted-by":"crossref","first-page":"422","DOI":"10.1145\/2166.357217","volume":"5","author":"J. L. Hennessy","year":"1983","unstructured":"J. L. Hennessy and T. Gross, Postpass Code Optimization of Pipeline Constraints, ACM Transactions on Programming Languages and Systems, 5(3):422\u2013448 (1983).","journal-title":"ACM Transactions on Programming Languages and Systems"},{"issue":"2","key":"454210_CR18","doi-asserted-by":"crossref","first-page":"53","DOI":"10.1007\/BF02700047","volume":"25","author":"V. Bala","year":"1997","unstructured":"V. Bala and N. Rubin, Efficient Instruction Scheduling Using Finite State Automata, Int. J. Parallel Prog., 25(2):53\u201382 (1997).","journal-title":"Int. J. Parallel Prog."},{"issue":"7","key":"454210_CR19","doi-asserted-by":"crossref","first-page":"478","DOI":"10.1109\/TC.1981.1675827","volume":"C-30","author":"J. Fisher","year":"1981","unstructured":"J. Fisher, Trace Scheduling: A Technique for Global Microcode Compaction, IEEE Transactions on Computers, C-30(7):478\u2013490 (1981).","journal-title":"IEEE Transactions on Computers"},{"issue":"1\/2","key":"454210_CR20","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1007\/BF01205182","volume":"7","author":"P. G. Lowney","year":"1993","unstructured":"P. G. Lowney, S. M. Freudenberger, T. J. Karzes, W. D. Lichtenstein, R. P. Nix, J. S. O'Donnell, and J. C. Ruttenberg, The Multiflow Trace Scheduling Compiler, J. Supercomput., 7(1\/2):51\u2013142 (1993).","journal-title":"J. Supercomput."},{"issue":"3","key":"454210_CR21","doi-asserted-by":"crossref","first-page":"319","DOI":"10.1145\/24039.24041","volume":"9","author":"J. Ferrante","year":"1987","unstructured":"J. Ferrante, K. J. Ottenstein, and J. D. Warren, The Program Dependence Graph and Its Use in Optimization, ACM Transactions on Programming Languages and Systems, 9(3):319\u2013349 (1987).","journal-title":"ACM Transactions on Programming Languages and Systems"},{"key":"454210_CR22","doi-asserted-by":"crossref","unstructured":"D. Bernstein and M. Rodeh, Global Instruction Scheduling for Superscalar Processor, in ACM SIGPLAN Symposium on Programming Languages Design and Implementation, Toronto, Canada (1991).","DOI":"10.1145\/113445.113466"},{"key":"454210_CR23","doi-asserted-by":"crossref","unstructured":"S. M. Moon and K. Ebcioglu, An Efficient Resource_Constrained Global Scheduling Method for Superscalar and VLIW Processors, in International Symposium on Microachitecture, Portland, Oregon (1992).","DOI":"10.1145\/144965.145000"},{"issue":"12","key":"454210_CR24","doi-asserted-by":"crossref","first-page":"1301","DOI":"10.1002\/spe.4380211204","volume":"21","author":"P. P. Chang","year":"1991","unstructured":"P. P. Chang, S. A. Mahlke, and W. W. Hwu, Using Profile Information to Assist Classic Code Optimization, Software Practice and Experience, 21(12):1301\u20131321 (1991).","journal-title":"Software Practice and Experience"},{"key":"454210_CR25","doi-asserted-by":"crossref","unstructured":"S. A. Mahlke, D. C. Lin, W. Y. Chen, R. E. Hank, and R. A. Bringmann, Effective Compiler Support for Predicated Execution Using the Hyperblock, in International Symposium on Microachitecture, Portland, Oregon (1992).","DOI":"10.1145\/144965.144998"},{"key":"454210_CR26","unstructured":"J. Bharadwaj, K. Menezes, and C. McKinsey, Wavefront Scheduling: Path Based Data Representation and Scheduling of Subgraphs, in International Symposium on Microarchitecture, Haifa, Israel (1999)."},{"issue":"4","key":"454210_CR27","doi-asserted-by":"crossref","first-page":"349","DOI":"10.1023\/A:1018746314457","volume":"26","author":"S. G. Abraham","year":"1998","unstructured":"S. G. Abraham, V. Kathail, and B. L. Dietrich, Meld Scheduling: A Technique for Relaxing Scheduling Constraints, Int. J. Parallel Prog., 26(4):349\u2013381 (1998).","journal-title":"Int. J. Parallel Prog."},{"key":"454210_CR28","unstructured":"Y. Wang, N. Amato, and D. Friesen, Hindsight Helps: Deterministic Task Scheduling with Backtracking, in International Conference on Parallel Processing, Bloomington, Illinois (1997)."},{"key":"454210_CR29","unstructured":"J. Hoogerbrugge and L. Augusteijn, Instruction Scheduling for TriMedia, J. Instruction-Level Parallelism (1) (1999)."},{"issue":"9","key":"454210_CR30","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/C-M.1981.220595","volume":"14","author":"A. E. Charlesworth","year":"1981","unstructured":"A. E. Charlesworth, An Approach to Scientific Array Processing: The Architectural Design of the AP-120B\/FPS-164 Family, Computer, 14(9):18\u201327 (1981).","journal-title":"Computer"},{"issue":"1","key":"454210_CR31","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/2.19820","volume":"22","author":"B. R. Rau","year":"1989","unstructured":"B. R. Rau, D. W. L. Yen, W. Yen, and R. A. Towle, The Cydra 5 Departmental Supercomputer: Design Philosophies, Decisions and Trade_Offs, Computer, 22(1):12\u201334 (1989).","journal-title":"Computer"}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1020601110391.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1020601110391\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1020601110391.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,27]],"date-time":"2025-05-27T08:27:34Z","timestamp":1748334454000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1020601110391"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,12]]},"references-count":31,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2002,12]]}},"alternative-id":["454210"],"URL":"https:\/\/doi.org\/10.1023\/a:1020601110391","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"type":"print","value":"0885-7458"},{"type":"electronic","value":"1573-7640"}],"subject":[],"published":{"date-parts":[[2002,12]]}}}