{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:40:06Z","timestamp":1749206406176,"version":"3.41.0"},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2002,12,1]],"date-time":"2002-12-01T00:00:00Z","timestamp":1038700800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2002,12,1]],"date-time":"2002-12-01T00:00:00Z","timestamp":1038700800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[2002,12]]},"DOI":"10.1023\/a:1020849006472","type":"journal-article","created":{"date-parts":[[2003,3,18]],"date-time":"2003-03-18T20:57:25Z","timestamp":1048021045000},"page":"595-611","source":"Crossref","is-referenced-by-count":2,"title":["Behavioral-Level DFT via Formal Operator Testability Measures"],"prefix":"10.1007","volume":"18","author":[{"given":"Sandhya","family":"Seshadri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael S.","family":"Hsiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"5100333_CR1","doi-asserted-by":"crossref","unstructured":"S Bhatia and N.K. Jha, \u201cGenesis: A Behavioral Synthesis System for Hierarchical Testability,\u201d in Proc. European Design and Test Conf., 1994, pp. 272\u2013276.","DOI":"10.1109\/EDTC.1994.326865"},{"key":"5100333_CR2","doi-asserted-by":"crossref","unstructured":"S. Bhatia and N.K. Jha, \u201cBehavioral Synthesis for Hierarchical Testability of Controller\/Data Path Circuits with Conditional Branches,\u201d in Proc.Int'l. Conf. on Computer Design, 1994, pp. 91\u201396.","DOI":"10.1109\/ICCD.1994.331862"},{"key":"5100333_CR3","doi-asserted-by":"crossref","unstructured":"S.T. Chakradhar, A. Balakrishnan, and V.D. Agrawal, \u201cAn Exact Algorithm for Selecting Partial Scan Flip-Flops,\u201d in Proc. Design Automation Conf., 1994, pp. 81\u201386.","DOI":"10.1145\/196244.196285"},{"issue":"4","key":"5100333_CR4","doi-asserted-by":"crossref","first-page":"451","DOI":"10.1145\/115372.115320","volume":"13","author":"R. Cytron","year":"1991","unstructured":"R. Cytron, J. Ferrante, B.K. Rosen, M.N. Wegman, and F.K. Zadeck, \u201cEfficiently Computing SSA and the Control Dependence Graph,\u201d ACM Trans. Programming Lang. and Systems, vol. 13, no. 4, pp. 451\u2013490, October 1991.","journal-title":"ACM Trans. Programming Lang. and Systems"},{"key":"5100333_CR5","doi-asserted-by":"crossref","unstructured":"I. Ghosh, A. Raghunathan, and N.K. Jha, \u201cDesign for Hierarchical Testability of RTL Circuits Obtained by Behavioral Synthesis,\u201d in Proc. Int'l. Conf. on Computer Design, 1995, pp. 173\u2013179.","DOI":"10.1109\/ICCD.1995.528807"},{"key":"5100333_CR6","unstructured":"1991 High Level Synthesis Benchmarks, Digital Design Environments Laboratory, University of Cincinnati, available at www.ececs.uc.edu\/ ddel\/projects\/mss\/benchmarks."},{"key":"5100333_CR7","unstructured":"1992 High-Level SynthesisWorkshop Benchmarks, available at www.ics.uci.edu\/pub\/HLSynth92."},{"key":"5100333_CR8","unstructured":"1995 High-Level SynthesisWorkshop Benchmarks, available at www.ics.uci.edu\/pub\/HLSynth95."},{"key":"5100333_CR9","doi-asserted-by":"crossref","unstructured":"M.S. Hsiao, G.S. Saund, E.M. Rudnick, and J.H. Patel, \u201cPartial Scan Selection Based on Dynamic Reachability and Observability Information,\u201d in Proc. Int'l. Conf. on VLSI Design, 1998, pp. 174\u2013180.","DOI":"10.1109\/ICVD.1998.646598"},{"key":"5100333_CR10","volume-title":"Ph.D. Dissertation","author":"F.F. Hsu","year":"1998","unstructured":"F.F. Hsu, \u201cHigh-Level Testability Analysis and Enhancement for Digital Systems,\u201d Ph.D. Dissertation, Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, October 1998."},{"key":"5100333_CR11","doi-asserted-by":"crossref","unstructured":"F.F. Hsu, E.M. Rudnick, and J.H. Patel, \u201cEnhancing High-Level Control-Flow for Improved Testability,\u201d in Proc. Int'l. Conf. on Computer-Aided Design, 1996, pp. 322\u2013328.","DOI":"10.1109\/ICCAD.1996.569720"},{"key":"5100333_CR12","doi-asserted-by":"crossref","unstructured":"K. Knobe and V. Sarkar, \u201cArray SSA Form and its Use in Parallelization,\u201d in Proc. ACM SIGPLAN-SIGACT Symposium on Principles of Programming Lang., pp. 107\u2013120, January 1998.","DOI":"10.1145\/268946.268956"},{"key":"5100333_CR13","doi-asserted-by":"crossref","unstructured":"T.C. Lee, N.K. Jha, and W.H. Wolf, \u201cBehavioral Synthesis of Highly Testable Data Paths Under Non-Scan and Partial-Scan Environments,\u201d in Proc. Design Automation Conf., 1993, pp. 292\u2013297.","DOI":"10.1145\/157485.164897"},{"key":"5100333_CR14","doi-asserted-by":"crossref","unstructured":"N. Mukherjee et al., \u201cArithmetic Built-in Self Test for High-Level Synthesis,\u201d in Proc. VLSI Test Symp., 1995, pp. 132\u2013139.","DOI":"10.1109\/VTEST.1995.512628"},{"key":"5100333_CR15","doi-asserted-by":"crossref","unstructured":"K.A. Ockunzzi and C.A. Papachristou, \u201cTestability Enhancement for Behavioral Descriptions Containing Conditional Statements,\u201d in Proc. Int'l. Test Conf., 1997, pp. 236\u2013245.","DOI":"10.1109\/TEST.1997.639619"},{"key":"5100333_CR16","doi-asserted-by":"crossref","unstructured":"P.S. Parikh and M. Abramovici, \u201cTestability-Based Partial Scan Analysis,\u201d Journal of Electronic Testing: Theory and Applications, vol. 7, pp. 61\u201370, August 1995.","DOI":"10.1007\/BF00993314"},{"key":"5100333_CR17","doi-asserted-by":"crossref","unstructured":"J.R.C. Patterson, \u201cAccurate Static Branch Prediction by Value Range Propagation,\u201d in Proc. Conf. on Programming Lang. Design and Implementation, 1995, pp. 67\u201378.","DOI":"10.1145\/207110.207117"},{"key":"5100333_CR18","doi-asserted-by":"crossref","unstructured":"S Seshadri and M.S. Hsiao, \u201cAn Integrated Approach to High-Level Design-for-Testability Using Value-Range and Variable Testability Techniques,\u201d in Proc. Int'l. Test Conf., 1999, pp. 858\u2013867.","DOI":"10.1109\/TEST.1999.805817"},{"key":"5100333_CR19","unstructured":"S. Seshadri and M.S. Hsiao, \u201cFormal Value-Range and Variable Testability Techniques for High-Level Design-for-Testability,\u201d Journal of Electronic Testing: Theory and Applications, vol. 16, pp. 131\u2013145, February 2000."},{"key":"5100333_CR20","doi-asserted-by":"crossref","unstructured":"S. Seshadri and M.S. Hsiao, \u201cFormal Operator Testability Methods for Behavioral-Level DFT Using Value Ranges,\u201d in Proc. Int'l. Workshop on High Level Design Validation and Test, pp. 105\u2013111, November 2000.","DOI":"10.1109\/HLDVT.2000.889569"},{"key":"5100333_CR21","doi-asserted-by":"crossref","unstructured":"M. Takahashi, R. Sakurai, H. Noda, and T. Kambe, \u201cA Testability Analysis Method for Register-Transfer Level Description,\u201d in Proc. Asia-South-Pacific Design Automation Conf., 1997, pp. 307\u2013312.","DOI":"10.1109\/ASPDAC.1997.600167"},{"key":"5100333_CR22","doi-asserted-by":"crossref","unstructured":"P.A. Thaker, V.D. Agrawal, and M.E. Zaghloul, \u201cValidationVector Grade (VVG): A New Coverage Metric for Validation and Test,\u201d in Proc. VLSI Test Symp., 1999, pp. 182\u2013188.","DOI":"10.1109\/VTEST.1999.766663"},{"issue":"2","key":"5100333_CR23","doi-asserted-by":"crossref","first-page":"181","DOI":"10.1145\/103135.103136","volume":"13","author":"M.N. Wegman","year":"1991","unstructured":"M.N. Wegman and F.K. Zadeck, \u201cConstant Propagation with Conditional Branches,\u201d ACM Trans. Programming Lang. and Systems, vol. 13, no. 2, pp. 181\u2013210, April 1991. Sandhya Seshadri graduated in 1989, with a B.S. degree in Electronics and Communications Engineering, from the University Visveswaraya College of Engineering, Bangalore, India. She worked as an IC Design Engineer in the Application Specific Memories division of Texas Instruments, India from 1991 to 1993. Between 1994 and 2001, she was employed with Mentor Graphics Corporation, New Jersey as a Corporate Applications Engineer. During this time, she provided technical support for simulation, synthesis and Design-For-Test CAD software. Under the guidance of Dr. Michael Hsiao, Sandhya obtained a Master's degree in Computer Engineering from Rutgers University in May 2000. The focus of her research was testability analysis of behavioral level circuit descriptions. Since 2001, she has been working as a Senior Component Design Engineer with the Networking Components Division in the New Jersey Design Center at Intel Corporation. Michael S. Hsiao received the B.S. in computer engineering with highest honors from the University of Illinois at Urbana-Champaign in 1992, and M.S. and Ph.D in electrical engineering in 1993 and 1997, respectively, from the same university. During his studies, he was recipient of the Digital Equipment Corp. Fellowship, McDonnell Douglas Scholarship, and Semiconductor Research Corp. Research Assistantship. He was a visiting scientist at NEC USA in Princeton, NJ, during the summer of 1997. Between 1997 and 2001, Dr. Hsiao was an Assistant Professor in the Department of Electrical and Computer Engineering at Rutgers, the State University of New Jersey. Since 2001, he has been an Associate Professor in the Bradley Department of Electrical and Computer Engineering at Virginia Tech. Michael is a recipient of the National Science Foundation CAREER Award. He has published more than 60 refereed journal and conference papers. His current research focuses on VLSI\/SOC testing, design verification, diagnosis, and low power design.","journal-title":"ACM Trans. Programming Lang. and Systems"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1020849006472.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1020849006472\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1020849006472.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:03:50Z","timestamp":1749204230000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1020849006472"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,12]]},"references-count":23,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2002,12]]}},"alternative-id":["5100333"],"URL":"https:\/\/doi.org\/10.1023\/a:1020849006472","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2002,12]]}}}