{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T01:56:05Z","timestamp":1755222965050,"version":"3.43.0"},"reference-count":33,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology"],"published-print":{"date-parts":[[2003,1]]},"DOI":"10.1023\/a:1021158221825","type":"journal-article","created":{"date-parts":[[2003,3,20]],"date-time":"2003-03-20T19:40:25Z","timestamp":1048189225000},"page":"171-190","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":10,"title":["Implementation of RNS-Based Distributed Arithmetic Discrete Wavelet Transform Architectures Using Field-Programmable Logic"],"prefix":"10.1007","volume":"33","author":[{"given":"Javier","family":"Ram\u00edrez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio","family":"Garc\u00eda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Uwe","family":"Meyer-B\u00e4se","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fred","family":"Taylor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio","family":"Lloris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2003,1,1]]},"reference":[{"key":"5104442_CR1","unstructured":"D. Lautzenheiser, \u201cRapid Time to Production and ASICs Aren't Mutually Exclusive,\u201d ISD Magazine, Nov. 1998."},{"key":"5104442_CR2","unstructured":"C. Dick, \u201cFPGAs: The High-End Alternative for DSP Applications,\u201d DSP Engineering, Spring 2000."},{"key":"5104442_CR3","volume-title":"Hands-On Digital Signal Processing","author":"F. Taylor","year":"1998","unstructured":"F. Taylor and J. Mellot, Hands-On Digital Signal Processing, New York: McGraw Hill, 1998."},{"issue":"5","key":"5104442_CR4","doi-asserted-by":"publisher","first-page":"1165","DOI":"10.1109\/TASSP.1986.1164956","volume":"34","author":"F. Taylor","year":"1986","unstructured":"F. Taylor, \u201cAn Analysis of the Distributed Arithmetic Digital Filter,\u201d IEEE Transactions on Acoustics, Speech and Signal Processing, vol. 34, no. 5, 1986, pp. 1165\u20131170.","journal-title":"IEEE Transactions on Acoustics, Speech and Signal Processing"},{"key":"5104442_CR5","doi-asserted-by":"crossref","unstructured":"S.A. White, \u201cApplications of Distributed Arithmetic to Digital Signal Processing: A Tutorial Review,\u201d IEEE Acoustics, Speech and Signal Processing Magazine, 1989, pp. 4\u201319.","DOI":"10.1109\/53.29648"},{"issue":"6","key":"5104442_CR6","doi-asserted-by":"publisher","first-page":"456","DOI":"10.1109\/TASSP.1974.1162619","volume":"ASSP-22","author":"A. Peled","year":"1974","unstructured":"A. Peled and B. Liu, \u201cA New Hardware Realization of Digital Filters,\u201d IEEE Transactions on Acoustics, Speech and Signal Processing, vol. ASSP-22, no. 6, 1974, pp. 456\u2013462.","journal-title":"IEEE Transactions on Acoustics, Speech and Signal Processing"},{"key":"5104442_CR7","unstructured":"Altera Corp., Altera Digital Library, June 2000."},{"key":"5104442_CR8","unstructured":"Xilinx Inc., The Programmable Logic Data Book, 1999."},{"key":"5104442_CR9","unstructured":"M. Soderstrand, W. Jenkins, G.A. Jullien, and F.J. Taylor, Residue Number System Arithmetic: Modern Applications in Digital Signal Processing, IEEE Press, 1986."},{"key":"5104442_CR10","volume-title":"Residue Arithmetic and its Applications to Computer Technology","author":"N.S. Szabo","year":"1967","unstructured":"N.S. Szabo and R.I. Tanaka, Residue Arithmetic and its Applications to Computer Technology, New York: McGraw-Hill, 1967."},{"key":"5104442_CR11","first-page":"486","volume":"1","author":"A. Garc\u00eda","year":"1999","unstructured":"A. Garc\u00eda, U. Meyer-B\u00e4se, A. Lloris, and F. Taylor, \u201cRNS Im-plementation of FIR Filters Based on Distributed Arithmetic Using Field-Programmable Logic,\u201d in Proc.of the 1999 IEEE International Symposium on Circuits and Systems, 1999, vol. 1, pp. 486\u2013489.","journal-title":"Proc. of the 1999 IEEE International Symposium on Circuits and Systems"},{"key":"5104442_CR12","unstructured":"V. Hamann and M. Sprachmann, \u201cFast Residual Arithmetic with FPGAs,\u201d in Proc.of the Workshop on Design Methodologies for Microelectronics, Slovakia, Sept. 1995."},{"key":"5104442_CR13","unstructured":"H. Safiri, H. Ahamadi, G. Jullien, and V. Dimitrov, \u201cDesign and FPGA Implementation of Systolic FIR Filters Using the Fermat ALU,\u201d in Proc.of the Asilomar Conference on Signals, Systems and Computers, Pacific Grove, 1996."},{"key":"5104442_CR14","doi-asserted-by":"crossref","unstructured":"E. Di Claudio, F. Piazza, and G. Orlandi, \u201cFast Combinational RNS Processors for DSP Applications,\u201d IEEE Transactions on Computers, 1995, pp. 624\u2013633.","DOI":"10.1109\/12.381948"},{"key":"5104442_CR15","doi-asserted-by":"crossref","unstructured":"L. Maltar, F.M.G. Franca, V.C. Alves, and C.L. Amorim, \u201cImplementation of RNS Addition and RNS Multiplication into FPGAs,\u201d in Proc.of the 6th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, April 1998, pp. 331\u2013332.","DOI":"10.1109\/FPGA.1998.707940"},{"key":"5104442_CR16","doi-asserted-by":"publisher","first-page":"2119","DOI":"10.1109\/ICASSP.1999.758352","volume":"4","author":"U. Meyer-B\u00e4se","year":"1999","unstructured":"U. Meyer-B\u00e4se, J. Buros, W. Trautmann, and F. Taylor, \u201cFast Implementation of Orthogonal Wavelet Filterbanks Using Field-Programmable Logic,\u201d in Proc.of the 1999 IEEE International Conference on Acoustics, Speech and Signal Processing, March 1999, vol. 4, pp. 2119\u20132122.","journal-title":"Proc. of the 1999 IEEE International Conference on Acoustics, Speech and Signal Processing"},{"issue":"14","key":"5104442_CR17","doi-asserted-by":"publisher","first-page":"1198","DOI":"10.1049\/el:20000896","volume":"36","author":"J. Ram\u00edrez","year":"2000","unstructured":"J. Ram\u00edrez, A. Garc\u00eda, P.G. Fern\u00e1ndez, L. Parrilla, and A. Lloris, \u201cRNS-FPL Merged Architectures for the Orthogonal DWT,\u201d Electronics Letters, vol. 36, no. 14, 2000, pp. 1198\u20131199.","journal-title":"Electronics Letters"},{"key":"5104442_CR18","doi-asserted-by":"publisher","first-page":"342","DOI":"10.1007\/3-540-44614-1_37","volume-title":"Field Programmable Logic: The Roadmap to Reconfigurable Computing","author":"J. Ram\u00edrez","year":"2000","unstructured":"J. Ram\u00edrez, A. Garc\u00eda, P.G. Fern\u00e1ndez, L. Parrilla, and A. Lloris, \u201cAnalysis of RNS-FPL Synergy for High Throughput DSP Applications: Discrete Wavelet Transform,\u201d in Field Programmable Logic: The Roadmap to Reconfigurable Computing, R.W. Hartenstein and H. Gruenbacher (Eds), LNCS Series, Berlin: Springer Verlag, 2000, pp. 342\u2013351."},{"key":"5104442_CR19","unstructured":"J. Ram\u00edrez, A. Garc\u00eda, P.G. Fern\u00e1ndez, and A. Lloris, \u201cAn Effi-cient RNS Architecture for the Computation of Discrete Wavelet Transforms on Programmable Devices,\u201d in Proc.of the X European Signal Processing Conference, Sept. 2000, pp. 255\u2013258."},{"key":"5104442_CR20","doi-asserted-by":"publisher","first-page":"115","DOI":"10.1023\/A:1008167323437","volume":"28","author":"U. Meyer-B\u00e4se","year":"2001","unstructured":"U. Meyer-B\u00e4se, A. Garc\u00eda, and F. Taylor, \u201cImplementation of a Communications Channelizer Using FPGAs and RNS Arith-metic,\u201d Journal of VLSI Signal Processing, vol. 28, 2001, pp. 115\u2013118.","journal-title":"Journal of VLSI Signal Processing"},{"key":"5104442_CR21","first-page":"3085","volume":"5","author":"A. Garc\u00eda","year":"1998","unstructured":"A. Garc\u00eda, U. Meyer-B\u00e4se, and F.J. Taylor, \u201cPipelined Hogenauer CIC Filters Using Field-Programmable Logic and Residue Number System,\u201d in IEEE International Conference on Acoustics, Speech and Signal Processing, Seattle, WA, May 1998, vol. 5, pp. 3085\u20133088.","journal-title":"IEEE International Conference on Acoustics, Speech and Signal Processing"},{"key":"5104442_CR22","first-page":"321","volume":"5","author":"J. Ram\u00edrez","year":"2000","unstructured":"J. Ram\u00edrez, A. Garc\u00eda, P.G. Fern\u00e1ndez, L. Parrilla, and A. Lloris, \u201cANewArchitecture to Compute the Discrete Cosine Transform Using the Quadratic Residue Number System,\u201d in Proc.of the 2000 International Symposium on Circuits and Systems, May 2000, vol. 5, pp. 321\u2013324.","journal-title":"Proc. of the 2000 International Symposium on Circuits and Systems"},{"key":"5104442_CR23","doi-asserted-by":"crossref","unstructured":"G. Strang and T. Nguyen, Wavelets and Filter Banks. Wellesly-Cambridge Press, 1997.","DOI":"10.1093\/oso\/9780195094237.003.0002"},{"key":"5104442_CR24","volume-title":"Wavelets and Subband Coding","author":"M. Vetterli","year":"1995","unstructured":"M. Vetterli and J. Kovacevic, Wavelets and Subband Coding. Englewood Cliffs, NJ: Prentice Hall, 1995."},{"key":"5104442_CR25","doi-asserted-by":"publisher","first-page":"759","DOI":"10.1109\/78.370630","volume":"43","author":"C. Chakrabarti","year":"1995","unstructured":"C. Chakrabarti and M. Vishwanath, \u201cEfficient Realizations of the Discrete and Continuous Wavelet Transform: From Single Chip Implementations to Mappings on SIMD Array Comput-ers,\u201d IEEE Transactions on Signal Processing, vol. 43, 1995, pp. 759\u2013771.","journal-title":"IEEE Transactions on Signal Processing"},{"issue":"1","key":"5104442_CR26","doi-asserted-by":"publisher","first-page":"65","DOI":"10.1109\/82.818896","volume":"47","author":"F. Marino","year":"2000","unstructured":"F. Marino, \u201cA \u201cDouble-Face\u201d Bit-Serial Architecture for the 1-D Discrete Wavelet Transform,\u201d IEEE Transactions on Circuits and Systems II, vol. 47, no. 1, 2000, pp. 65\u201371.","journal-title":"IEEE Transactions on Circuits and Systems II"},{"key":"5104442_CR27","first-page":"388","volume":"VII","author":"J. Fridman","year":"1994","unstructured":"J. Fridman and E.S. Manolakos, \u201cDistributed Memory and Control VLSI Architectures for the 1-D Discrete Wavelet Transform,\u201d VLSI Signal Processing, vol. VII, 1994, pp. 388\u2013397.","journal-title":"VLSI Signal Processing"},{"issue":"2","key":"5104442_CR28","doi-asserted-by":"publisher","first-page":"129","DOI":"10.1109\/82.554448","volume":"44","author":"T.C. Denk","year":"1997","unstructured":"T.C. Denk and K.K. Parhi, \u201cVLSI Architectures for Lattice Structure Based Orthogonal Discrete Wavelet Transforms,\u201d IEEE Transactions on Circuits and Systems II, vol. 44, no. 2, 1997, pp. 129\u2013132.","journal-title":"IEEE Transactions on Circuits and Systems II"},{"key":"5104442_CR29","doi-asserted-by":"publisher","first-page":"191","DOI":"10.1109\/92.238416","volume":"1","author":"K.K. Parhi","year":"1993","unstructured":"K.K. Parhi and T. Nishitani, \u201cVLSI Architectures for Discrete Wavelet Transforms,\u201d IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 1, 1993, pp. 191\u2013202.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"5","key":"5104442_CR30","doi-asserted-by":"publisher","first-page":"305","DOI":"10.1109\/82.386170","volume":"42","author":"M. Vishwanath","year":"1995","unstructured":"M. Vishwanath, R.M. Owens, and M.J. Irwin, \u201cVLSI Architectures for the Discrete Wavelet Transform,\u201d IEEE Transactions on Circuits and Systems II, vol. 42, no. 5, 1995, pp. 305\u2013316.","journal-title":"IEEE Transactions on Circuits and Systems II"},{"key":"5104442_CR31","unstructured":"F. Taylor, Digital Filter Design Handbook, Marcel Dekker, 1983."},{"issue":"5","key":"5104442_CR32","doi-asserted-by":"publisher","first-page":"325","DOI":"10.1109\/82.142036","volume":"39","author":"M. Dugdale","year":"1992","unstructured":"M. Dugdale, \u201cVLSI Implementation of Residue Adders Based on Binary adders\u201d, IEEE Trans.on Circuits and Systems II, vol. 39, no. 5, 1992, pp. 325\u2013329.","journal-title":"IEEE Trans. on Circuits and Systems II"},{"key":"5104442_CR33","unstructured":"M. Griffin, F.J. Taylor, and M. Sousa, \u201cNew Scaling Algorithms for the Chinese Remainder Theorem,\u201d in Proc.of the 22nd Asilomar Conf.on Signals, Syst.and Comp., CA, 1988."}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1021158221825.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1021158221825\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1021158221825.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,11]],"date-time":"2025-08-11T09:45:39Z","timestamp":1754905539000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1021158221825"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,1]]},"references-count":33,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[2003,1]]}},"alternative-id":["5104442"],"URL":"https:\/\/doi.org\/10.1023\/a:1021158221825","relation":{},"ISSN":["0922-5773"],"issn-type":[{"type":"print","value":"0922-5773"}],"subject":[],"published":{"date-parts":[[2003,1]]},"assertion":[{"value":"1 January 2003","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}