{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,7]],"date-time":"2025-06-07T04:03:55Z","timestamp":1749269035941,"version":"3.41.0"},"reference-count":9,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2003,2,1]],"date-time":"2003-02-01T00:00:00Z","timestamp":1044057600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2003,2,1]],"date-time":"2003-02-01T00:00:00Z","timestamp":1044057600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[2003,2]]},"DOI":"10.1023\/a:1021900130241","type":"journal-article","created":{"date-parts":[[2003,3,21]],"date-time":"2003-03-21T23:56:29Z","timestamp":1048290989000},"page":"83-90","source":"Crossref","is-referenced-by-count":4,"title":["Assessing the Soft Error Rate of Digital Architectures Devoted to Operate in Radiation Environment: A Case Studied"],"prefix":"10.1007","volume":"19","author":[{"given":"R.","family":"Velazco","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Rezgui","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Ziade","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"5112647_CR1","doi-asserted-by":"crossref","unstructured":"F. Bezerra, D. Hardy, R. Velazco, and H. Ziade, \u201cTILMICRO, A New SEU Latch-up Tester for Microprocessors Initial Results on 32-bit Floating Point DSPs,\u201d RADECS: Radiation and Its Effects on Components and Systems, pp. 296-301, 1995.","DOI":"10.1109\/RADECS.1995.509793"},{"issue":"6","key":"5112647_CR2","doi-asserted-by":"crossref","first-page":"1679","DOI":"10.1109\/23.25521","volume":"35","author":"J.H. Elder","year":"1988","unstructured":"J.H. Elder, J. Osborn, W.A. Kolasinsky, and R. Koga, \u201cA Method for Characterizing Microprocessor's Vulnerability to SEU,\u201d IEEE Trans.on Nuclear Science, vol. 35, no. 6, pp. 1679-1681, Dec. 1988.","journal-title":"IEEE Trans.on Nuclear Science"},{"key":"5112647_CR3","unstructured":"T. Ma and P. Dressendorfer, Ionizing Radiation Effects in MOS Devices and Circuits, Wiley Eds., New York, 1989."},{"issue":"2","key":"5112647_CR4","first-page":"461-474","volume":"43","author":"E. Normand","year":"1966","unstructured":"E. Normand, \u201cSingle-Event Effects in Avionics,\u201d IEEE Trans. on Nuclear Science, vol. 43, no. 2, pp. 461-474, April 1966.","journal-title":"IEEE Trans. on Nuclear Science"},{"key":"5112647_CR5","unstructured":"S. Rezgui, \u201cEtude d'une M\u00e9thode de Pr\u00e9diction du Taux d'erreur d'architectures Digitales Expos\u00e9es Aux Radiations,\u201d Ph.D. Thesis of the Institut National Polytechnique de Grenoble France, presented in INPG, 30 March 2001."},{"key":"5112647_CR6","unstructured":"S. Rezgui and R. Velazco, \u201cGround Testing of Architectures including Digital Signal Processors,\u201d in Proc. of DSP Deutschland Mess & Kongress, 10-12 October 2000, Munich, Germany."},{"key":"5112647_CR7","unstructured":"R. Velazco, Ph. Cheynet, A. Bofill, and R. Ecoffet, \u201cTHESIC: A Testbed Suitable for the Qualification of Integrated Circuits Devoted to Operate in Harsh Environment, in IEEE European Test Workshop (ETW' 98), Sitges, Espagne, May 1998, pp. 89-90."},{"key":"5112647_CR8","doi-asserted-by":"crossref","unstructured":"R. Velazco, S. Karoui, T. Chapuis, D. Benezech, and L.H. Rosier, \u201cHeavy Ion Tests for the 68020 Microprocessor and the 68882 Coprocessor,\u201d IEEE Trans. on Nuclear Science, vol. 39, no. 3, Dec. 1992.","DOI":"10.1109\/23.277533"},{"issue":"6","key":"5112647_CR9","doi-asserted-by":"publisher","first-page":"2405","DOI":"10.1109\/23.903784","volume":"47","author":"R. Velazco","year":"2000","unstructured":"R. Velazco, S. Rezgui, and R. Ecoffet, \u201cPredicting Error Rates for Microprocessor Based Digital Architectures by C.E.U. (Code Emulated Upsets) injection,\u201d IEEE Transactions on Nuclear Science, vol. 47, no. 6, pp. 2405-2411, Dec. 2000.","journal-title":"IEEE Transactions on Nuclear Science"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1021900130241.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1021900130241\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1021900130241.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:05:20Z","timestamp":1749204320000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1021900130241"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,2]]},"references-count":9,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2003,2]]}},"alternative-id":["5112647"],"URL":"https:\/\/doi.org\/10.1023\/a:1021900130241","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2003,2]]}}}