{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:40:08Z","timestamp":1749206408116,"version":"3.41.0"},"reference-count":16,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2003,2,1]],"date-time":"2003-02-01T00:00:00Z","timestamp":1044057600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2003,2,1]],"date-time":"2003-02-01T00:00:00Z","timestamp":1044057600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[2003,2]]},"DOI":"10.1023\/a:1021948013402","type":"journal-article","created":{"date-parts":[[2003,3,21]],"date-time":"2003-03-21T23:56:29Z","timestamp":1048290989000},"page":"73-82","source":"Crossref","is-referenced-by-count":4,"title":["Design Error Diagnosis with Re-Synthesis in Combinational Circuits"],"prefix":"10.1007","volume":"19","author":[{"given":"Raimund","family":"Ubar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"5112646_CR1","volume-title":"Digital Systems Testing and Testable Designs","author":"M. Abramovici","year":"1995","unstructured":"M. Abramovici, M.A. Breuer, and A.D. Friedman, Digital Systems Testing and Testable Designs, Piscataway, New Jersey: IEEE Press, 1995."},{"key":"5112646_CR2","doi-asserted-by":"crossref","unstructured":"D. Brand, A. Drumm, S. Kundu, and P. Narrain, \u201cIncremental Synthesis,\u201d in Proceedings of ICCAD, 1994, pp. 14-18.","DOI":"10.1109\/ICCAD.1994.629736"},{"key":"5112646_CR3","unstructured":"R.E. Bryant, \u201cGraph-Based Algorithm for Boolean Function Manipulation,\u201d in Proceedings of ICCAD, 1989, pp. 316-319."},{"key":"5112646_CR4","doi-asserted-by":"crossref","unstructured":"P.Y. Chung, Y.M. Wang, and I.N. Hajj, \u201cDiagnosis and Correction of Logic Design Errors in Digital Circuits,\u201d in ACM\/IEEE Design Automation Conference, 1993, pp. 503-508.","DOI":"10.1145\/157485.165003"},{"key":"5112646_CR5","doi-asserted-by":"crossref","unstructured":"D.W. Hoffmann and T. Kropf, \u201cAutomatic Error Correction of Large Circuits Using Boolean Decomposition and Abstraction,\u201d in Proc. of CHARME, 1999.","DOI":"10.1007\/3-540-48153-2_13"},{"key":"5112646_CR6","doi-asserted-by":"crossref","unstructured":"S.-Y. Huang, K.-C. Chen, and K.-T. Cheng, \u201cError Correction Based on Verification Techniques,\u201d in ACM\/IEEE Design Automation Conference, 1996, pp. 258-261.","DOI":"10.1109\/DAC.1996.545583"},{"key":"5112646_CR7","unstructured":"S.-Y. Huang, K.-C. Chen, and K.-T. Cheng, \u201cIncremental Logic Rectification,\u201d in Proc. of VLSI Test Symposium, 1997, pp. 134-139."},{"key":"5112646_CR8","doi-asserted-by":"crossref","unstructured":"C.-C. Lin, K.-C. Chen, S.-C. Chang, M. Marek-Sadowska, and K.-T. Cheng, \u201cLogic Synthesis for Engineering Change,\u201d in ACM\/IEEE Design Automation Conference, 1995, pp. 647-652.","DOI":"10.1145\/217474.217604"},{"key":"5112646_CR9","doi-asserted-by":"crossref","unstructured":"J.C. Madre, O.Coudert, and J.P. Billon, \u201cAutomating the Diagnosis and the Rectification of the Design Errors with PRIAM,\u201d in Proceedings of ICCAD, 1989, pp. 30-33.","DOI":"10.1109\/ICCAD.1989.76898"},{"key":"5112646_CR10","doi-asserted-by":"crossref","unstructured":"I. Pomeranz and S.M. Reddy, \u201cOn Error Correcting in Macro-Based Circuits,\u201d in Proceedings of ICCAD, 1994, pp. 568-575.","DOI":"10.1109\/ICCAD.1994.629877"},{"key":"5112646_CR11","unstructured":"J. Raik and R. Ubar, \u201cFeasibility of Structurally Synthesized BDD Models for Test Generation,\u201d in Proc. of the IEEE European TestWorkshop, Barcelona, May 27-29, 1998, pp. 145-146."},{"key":"5112646_CR12","first-page":"281","volume-title":"VLSI: Systems on Chip","author":"R. Ubar","year":"1999","unstructured":"R. Ubar and D. Borrione, \u201cDesign Error Diagnosis in Digital Circuits Without Error Model,\u201d in VLSI: Systems on Chip, Kluwer Academic Publishers: Boston, Dordrecht, London, 1999, pp. 281-292."},{"issue":"1","key":"5112646_CR13","doi-asserted-by":"crossref","first-page":"3","DOI":"10.3176\/eng.1999.1.01","volume":"5","author":"R. Ubar","year":"1999","unstructured":"R. Ubar and D. Borrione, \u201cSingle Gate Design Error Diagnosis in Combinational Circuits,\u201d in Proc. Estonian Acad. Sci. Engng., vol. 5, no. 1, pp. 3-21, 1999.","journal-title":"Proc. Estonian Acad. Sci. Engng."},{"key":"5112646_CR14","doi-asserted-by":"crossref","first-page":"113","DOI":"10.1007\/BF02341818","volume":"8","author":"A.M. Wahba","year":"1996","unstructured":"A.M. Wahba and D. Borrione, \u201cA Method for Automatic Design Error Location and Correction in Combinational Logic Circuits,\u201d J. Electronic Testing: Theory and Applications, vol. 8, pp. 113-127, 1996.","journal-title":"J. Electronic Testing: Theory and Applications"},{"key":"5112646_CR15","doi-asserted-by":"crossref","unstructured":"A.M. Wahba and D. Borrione, \u201cConnection Error Location in Combinational Circuits,\u201d in Proc. European Design&Test Conference, Paris, March 17-20, 1997, pp. 235-241.","DOI":"10.1109\/EDTC.1997.582365"},{"key":"5112646_CR16","doi-asserted-by":"crossref","unstructured":"U. Watanabe and R.K. Brayton, \u201cIncremental Synthesis for Engineering Change,\u201d in Proceedings of ICCAD, 1991, pp. 40-43.","DOI":"10.1109\/ICCD.1991.139840"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1021948013402.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1021948013402\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1021948013402.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:16:30Z","timestamp":1749204990000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1021948013402"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,2]]},"references-count":16,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2003,2]]}},"alternative-id":["5112646"],"URL":"https:\/\/doi.org\/10.1023\/a:1021948013402","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2003,2]]}}}