{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:40:08Z","timestamp":1749206408126,"version":"3.41.0"},"reference-count":16,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2003,2,1]],"date-time":"2003-02-01T00:00:00Z","timestamp":1044057600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2003,2,1]],"date-time":"2003-02-01T00:00:00Z","timestamp":1044057600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[2003,2]]},"DOI":"10.1023\/a:1021991828423","type":"journal-article","created":{"date-parts":[[2003,3,21]],"date-time":"2003-03-21T23:56:29Z","timestamp":1048290989000},"page":"37-48","source":"Crossref","is-referenced-by-count":2,"title":["Multiple Scan Chain Design for Two-Pattern Testing"],"prefix":"10.1007","volume":"19","author":[{"given":"Ilia","family":"Polian","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bernd","family":"Becker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"5112643_CR1","unstructured":"M. Abramovici, M. Breuer, and A. Friedman, Digital Systems Testing and Testable Design, Computer Science Press, 1990."},{"key":"5112643_CR2","doi-asserted-by":"crossref","unstructured":"R. Aitken, \u201cFinding Defects with Fault Models,\u201d in Int\u2019l Test Conf., 1995, pp. 498-505.","DOI":"10.1109\/TEST.1995.529877"},{"key":"5112643_CR3","unstructured":"J. Carter, V. Iyengar, and B. Rosen, \u201cEfficient Test Coverage Determination for Dealy Faults,\u201d in Int\u2019l Test Conf., 1987, pp. 418-427."},{"key":"5112643_CR4","unstructured":"K.-T. Cheng, S. Devadas, and K. Keutzer, \u201cA Partial Enhanced-Scan Approach to Robust Delay-Fault Test Generation for Sequential Circuits,\u201d in Int\u2019l Test Conf., 1991, pp. 403-410."},{"key":"5112643_CR5","volume-title":"Computers and Intractability- A Guide to NP-Completeness","author":"M. Garey","year":"1979","unstructured":"M. Garey and D. Johnson, Computers and Intractability- A Guide to NP-Completeness, San Francisco: Freeman, 1979."},{"key":"5112643_CR6","doi-asserted-by":"crossref","unstructured":"M. Henftling and H. Wittmann, \u201cBit Parallel Test Pattern Generation for Path Delay Faults,\u201d in European Design & Test Conf., 1995, pp. 521-525.","DOI":"10.1109\/EDTC.1995.470351"},{"key":"5112643_CR7","doi-asserted-by":"crossref","unstructured":"K. Heragu, J. Patel, and V. Agrawal, \u201cSegment Delay Faults: A New Fault Model,\u201d in VLSI Test Symp., 1996, pp. 32-39.","DOI":"10.1109\/VTEST.1996.510832"},{"key":"5112643_CR8","doi-asserted-by":"crossref","unstructured":"J. Leenstra, M. Koch, and T. Schwederski, \u201cOn Scan Path Design for Stuck-Open and Delay Fault Detection,\u201d in European Test Conf., 1993, pp. 201-210.","DOI":"10.1109\/ETC.1993.246553"},{"key":"5112643_CR9","unstructured":"E. Lindbloom, J. Waicukauski, B. Rosen, and V. Iyengar, \u201cTransition Fault Simulation by Parallel Pattern Single Fault Propagation,\u201d in Int\u2019l Test Conf., 1986, pp. 542-549."},{"key":"5112643_CR10","doi-asserted-by":"crossref","unstructured":"A. Majhi and V. Agrawal, \u201cTutorial: Delay Fault Models and Coverage,\u201d in VLSI Design, 1998, pp. 364-369.","DOI":"10.1109\/ICVD.1998.646634"},{"key":"5112643_CR11","doi-asserted-by":"crossref","unstructured":"A. Majhi, J. Jacob, L. Patnaik, and V. Agrawal, \u201cOn Test Coverage of Path Delay Faults,\u201d in VLSI Design, 1996, pp. 418-421.","DOI":"10.1109\/ICVD.1996.489645"},{"key":"5112643_CR12","doi-asserted-by":"crossref","unstructured":"I. Polian and B. Becker, \u201cMultiple Scan Chain Design for Two-Pattern Testing,\u201d in VLSI Test Symp., 2001, pp. 88-93.","DOI":"10.1109\/VTS.2001.923423"},{"key":"5112643_CR13","unstructured":"A. Singh, E. Sogomonyan, M. G\u00f6ssel, and M. Seuring, \u201cTestability Evaluation of Sequential Designs Incorporating the Multi-Mode Scannable Memory Element,\u201d in Int\u2019l Test Conf., 1999, pp. 275-235."},{"key":"5112643_CR14","unstructured":"G. Smith, \u201cModel for Delay Faults Based upon Paths,\u201d in Int\u2019l Test Conf., 1985, pp. 342-349."},{"key":"5112643_CR15","unstructured":"C. Starke, \u201cBuilt-In Test for CMOS Circuits,\u201d in Int\u2019l Test Conf., 1984, pp. 309-314."},{"key":"5112643_CR16","doi-asserted-by":"crossref","unstructured":"P. Tafertshofer, A. Ganz, and M. Henftling, \u201cA SAT-Based Implication Engine for Efficient ATPG, Equivalence Checking, and Optimization of Netlists,\u201d in Int\u2019l Conf. on CAD., 1997, pp. 648-655.","DOI":"10.1109\/ICCAD.1997.643607"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1021991828423.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1021991828423\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1021991828423.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:20:40Z","timestamp":1749205240000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1021991828423"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,2]]},"references-count":16,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2003,2]]}},"alternative-id":["5112643"],"URL":"https:\/\/doi.org\/10.1023\/a:1021991828423","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2003,2]]}}}