{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T01:56:47Z","timestamp":1755223007888,"version":"3.43.0"},"reference-count":28,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2003,3,1]],"date-time":"2003-03-01T00:00:00Z","timestamp":1046476800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2003,3,1]],"date-time":"2003-03-01T00:00:00Z","timestamp":1046476800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology"],"published-print":{"date-parts":[[2003,3]]},"DOI":"10.1023\/a:1022167611720","type":"journal-article","created":{"date-parts":[[2003,3,21]],"date-time":"2003-03-21T19:29:05Z","timestamp":1048274945000},"page":"229-246","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["Methodical Low-Power ASIP Design Space Exploration"],"prefix":"10.1007","volume":"33","author":[{"given":"Tilman","family":"Gl\u00f6kler","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Hoffmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Heinrich","family":"Meyr","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2003,3,1]]},"reference":[{"key":"5111344_CR1","unstructured":"A. Abnous and J. Rabaey, \"Ultra-Low-Power Domain-Specific Multimedia Processors,\" in Proc. IEEE VLSI Sig. Proc. Workshop, San Francisco, California, USA, Oct. 1996."},{"key":"5111344_CR2","unstructured":"A. Hoffmann, O. Schliebusch, A. Nohl, G. Braun, O. Wahlen, and H. Meyr, \"A Methodology for the Design of Application Specific Instruction Set Processors (ASIP) Using the Machine Description Language LISA,\" IEEE Transactions On Computer Aided Design, forthcoming."},{"key":"5111344_CR3","unstructured":"A. Hoffmann, A. Nohl, and H. Meyr, \"A Survey on Modeling Issues Using the Machine Description Language LISA,\" in Proceedings of the International Conference on Acoustics, Speech, and Signal Processing (ICASSP), Salt Lake City, May 2001."},{"key":"5111344_CR4","unstructured":"T. Gl\u00a8okler, S. Bitterlich, and H. Meyr, \"DSP Core Verification Using Automatic Test Case Generation,\" in Int. Conf. on Acoustics, Speech, and Signal Processing 2000, Istanbul, Turkey, June 2000."},{"key":"5111344_CR5","unstructured":"M.K. Jain, M. Balakrishnan, and A. Kumar, \"ASIP Design Methodologies: Survey and Issues,\" in Proc. of 14th CSI\/IEEE Intl. Conf. on VLSI Design, Bangalore, India, Jan. 2001."},{"key":"5111344_CR6","doi-asserted-by":"crossref","unstructured":"M. Itoh, et al., \"PEAS-III: An ASIP Design Environment,\" in 2000 IEEE Int, Conf. on Computer Design: VLSI in Computers & Processors, Sep. 2000, pp. 430-436.","DOI":"10.1109\/ICCD.2000.878319"},{"issue":"2","key":"5111344_CR7","doi-asserted-by":"publisher","first-page":"173","DOI":"10.1109\/92.831437","volume":"8","author":"J.-H. Yang","year":"2000","unstructured":"J.-H. Yang et al., \"MetaCore: An Application-Specific Programmable DSP Development System,\" in IEEE Transactions on Very Large Scale Integration Systems, vol. 8, no. 2, April 2000, pp. 173-183.","journal-title":"IEEE Transactions on Very Large Scale Integration Systems"},{"key":"5111344_CR8","doi-asserted-by":"crossref","unstructured":"G. Hadjiyiannis, P. Russo, and S. Devadas, \"A Methodology for Accurate Performance Evaluation in Architecture Exploration,\" in 36th Design Automation Conference, New Orleans, June 1999.","DOI":"10.1145\/309847.310100"},{"key":"5111344_CR9","doi-asserted-by":"crossref","unstructured":"F. Onion, A. Nicolau, and N. Dutt, \"Incorporating Compiler Feedback Into the Design of ASIPs,\" in Proc. of European Design and Test Conference, 1995, pp. 508-513.","DOI":"10.1109\/EDTC.1995.470353"},{"key":"5111344_CR10","doi-asserted-by":"crossref","unstructured":"R. Leupers, Retargetable Code Generation for Digital Signal Processors, Kluwer Academic Publishers, 1997.","DOI":"10.1007\/978-1-4757-2570-4"},{"key":"5111344_CR11","unstructured":"M. Santarini, http:\/\/www.eetimes.com\/story\/OEG20001120S-0028, 2000."},{"key":"5111344_CR12","unstructured":"J. Scott, L.H. Lee, J. Arends, and Bill Moyer, \"Designing the Low-Power M\u00b7Core Architecture,\" M\u00b7Core Technology Center; Motorola Inc., www.mot.com\/SPS\/MCORE\/pdf container\/ lowpower.pdf, 04.04.2001."},{"key":"5111344_CR13","doi-asserted-by":"crossref","unstructured":"S. Pees, A. Hoffmann, V. Zivojnovic, and H. Meyr, \"LISA-Machine Description Language for Cycle-Accurate Models of Programmable DSP Architectures,\" in 36th Design Automation Conference, New Orleans, June 1999.","DOI":"10.1145\/309847.310101"},{"key":"5111344_CR14","unstructured":"T. Gl\u00a8okler and S. Bitterlich, \"Power Efficient Semi-Automatic Instruction Encoding for Application-Specific Instruction Set Processors,\" in Int. Conf. on Acoustics, Speech, and Signal Processing 2001, Salt Lake City, Utah, USA, May 2001."},{"key":"5111344_CR15","unstructured":"http:\/\/www.synopsys.com, Synopsys Inc., Mountain View, CA, USA, 2001."},{"key":"5111344_CR16","doi-asserted-by":"crossref","unstructured":"V. Tiwari, D. Singh, S. Rajgopal, G. Mehta, R. Patel, and F. Baez, \"Reducing Power in High-Performance Microprocessors,\" in 35th Design Automation Conference, CA, USA, June 1998.","DOI":"10.1145\/277044.277227"},{"key":"5111344_CR17","doi-asserted-by":"crossref","unstructured":"V. Tiwari, S. Malik, A. Wolfe, and T.C. Lee, \"Instruction Level Power Analysis and Optimization of Software,\" Journal of VLSI Signal Processing Systems, vol. 13, no. 2, Aug. 1996.","DOI":"10.1007\/BF01130407"},{"key":"5111344_CR18","unstructured":"http:\/\/www.sequencedesign.com, Sequence Design Inc., Santa Clara, CA, USA, 2001."},{"key":"5111344_CR19","unstructured":"T. Gl\u00a8okler, S. Bitterlich, and H. Meyr, \"Increasing the Power Ef-ficiency of Application-Specific Instruction Set Processors Using Data-Path Optimization,\" in 2000 IEEEWorkshop on Signal Processing, Lafayette, Louisiana, USA, Oct. 2000."},{"key":"5111344_CR20","unstructured":"\"Product Brief SQC 6100-Terrestrial Receiver for DVBT,\" INFINEON AG, Germany, www.infineon.com\/products\/ ics\/pdf\/sqc 10b.pdf, 2000."},{"issue":"3","key":"5111344_CR21","doi-asserted-by":"publisher","first-page":"330","DOI":"10.1109\/TEC.1959.5222693","volume":"EC-8","author":"J.E. Volder","year":"1959","unstructured":"J.E. Volder, \"The CORDIC Trigonometric Computing Technique,\" IRE Trans. on Electron. Computers, vol. EC-8, no. 3, 1959, pp. 330-334.","journal-title":"IRE Trans. on Electron. Computers"},{"key":"5111344_CR22","doi-asserted-by":"crossref","unstructured":"O. Wahlen, T. Gl\u00a8okler, A. Nohl, A. Hoffmann, R. Leupers, and H. Meyr, \"Application Specific Architecture\/Compiler Codesign: ACase Study,\" SCOPESWorkshop 2002, Berlin, Germany, June 2002.","DOI":"10.1145\/513860.513861"},{"key":"5111344_CR23","unstructured":"T. Claasen, \"High Speed: Not the Only Way to Exploit the Intrinsic Computational Power of Silicon,\" in Int. Solid State Circ. Conf. 97, Digest of Tech. Papers, 1997."},{"key":"5111344_CR24","doi-asserted-by":"crossref","unstructured":"G.K. Yeap, Practical Low Power Digital Design, Kluwer Academic Publishers, 1998.","DOI":"10.1007\/978-1-4615-6065-4"},{"key":"5111344_CR25","doi-asserted-by":"crossref","unstructured":"W.E. Dougherty and D.E. Thomas, \"Modeling and Automating Selection of GuardingTechniques for Datapath Elements,\" in Int. Symposium on Low Power Electronics and Design, ISLPED99, San Diego, CA, Aug. 16-17, 1999.","DOI":"10.1145\/313817.313915"},{"key":"5111344_CR26","unstructured":"http:\/\/www.ti.com, Texas Instruments, Dallas, TX, USA."},{"key":"5111344_CR27","volume-title":"\"Computer Architecture: A Quantitative Approach,\"","author":"L. Hennessy","year":"1996","unstructured":"L. Hennessy and D.A. Patterson, \"Computer Architecture: A Quantitative Approach,\" (2nd ed.), Morgan Kaufmann Publishers, Inc., San Francisco, CA, 1996. 246 Gl\u00a8okler, Hoffmann and Meyr","edition":"2nd"},{"key":"5111344_CR28","unstructured":"H. Dawid and H. Meyr, \"Digital Signal Processing for Multimedia Systems,\" K. Parhi and T. Nishitani (Eds.), Marcel Dekker Inc., 1999, pp. 623-652."}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1022167611720.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1022167611720\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1022167611720.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,11]],"date-time":"2025-08-11T09:40:00Z","timestamp":1754905200000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1022167611720"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,3]]},"references-count":28,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2003,3]]}},"alternative-id":["5111344"],"URL":"https:\/\/doi.org\/10.1023\/a:1022167611720","relation":{},"ISSN":["0922-5773"],"issn-type":[{"type":"print","value":"0922-5773"}],"subject":[],"published":{"date-parts":[[2003,3]]},"assertion":[{"value":"1 March 2003","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}