{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,14]],"date-time":"2026-07-14T12:34:17Z","timestamp":1784032457074,"version":"3.55.0"},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2003,4,1]],"date-time":"2003-04-01T00:00:00Z","timestamp":1049155200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2003,4,1]],"date-time":"2003-04-01T00:00:00Z","timestamp":1049155200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[2003,4]]},"DOI":"10.1023\/a:1022885523034","type":"journal-article","created":{"date-parts":[[2003,4,4]],"date-time":"2003-04-04T21:57:10Z","timestamp":1049493430000},"page":"149-160","source":"Crossref","is-referenced-by-count":16,"title":["A Hierarchical Test Generation Approach Using Program Slicing Techniques on Hardware Description Languages"],"prefix":"10.1007","volume":"19","author":[{"given":"Vivekananda M.","family":"Vedula","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jacob A.","family":"Abraham","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jayanta","family":"Bhadra","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Raghuram","family":"Tupuri","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","reference":[{"key":"5117644_CR1","volume-title":"Compilers: Principles, Techniques, and Tools","author":"A.V. Aho","year":"1986","unstructured":"A.V. Aho, R. Sethi, and J.D. Ullman, Compilers: Principles, Techniques, and Tools, Reading, MA: Addison-Wesley, 1986."},{"issue":"6","key":"5117644_CR2","doi-asserted-by":"crossref","first-page":"475","DOI":"10.1109\/TC.1984.1676471","volume":"33","author":"D. Brahme","year":"1984","unstructured":"D. Brahme and J.A. Abraham, \u201cFunctional Testing of Microprocessors,\u201d IEEE Trans. on Computers, vol. 33, no. 6, pp. 475-485, June 1984.","journal-title":"IEEE Trans. on Computers"},{"key":"5117644_CR3","unstructured":"D.V. Campenhout, \u201cA CMOS ARM Microprocessor,\u201d Class Report, University of Michigan, 1995."},{"key":"5117644_CR4","doi-asserted-by":"crossref","unstructured":"J. Cheng, \u201cSlicing Concurrent Programs-A Graph-Theoretical Approach,\u201d in Lecture Notes in Computer Science, Automated and Algorithmic Debugging, May 1993, pp. 223-240.","DOI":"10.1007\/BFb0019411"},{"issue":"9","key":"5117644_CR5","doi-asserted-by":"crossref","first-page":"544","DOI":"10.1109\/12.54847","volume":"39","author":"K.T. Cheng","year":"1990","unstructured":"K.T. Cheng and V.D. Agrawal, \u201cA Partial Scan Method for Sequential Circuits with Feedback,\u201d IEEE Trans. on Computers, vol. 39, no. 9, pp. 544-548, April 1990.","journal-title":"IEEE Trans. on Computers"},{"key":"5117644_CR6","doi-asserted-by":"crossref","unstructured":"E.M. Clarke, M. Fujita, P.S. Rajan, T. Reps, S. Shankar, and T. Teitelbaum, \u201cProgram Slicing of Hardware Description Languages,\u201d in Proc. Conf. on Correct Hardware Design and Verif. Methods, Sept. 1999, pp. 298-312.","DOI":"10.1007\/3-540-48153-2_22"},{"key":"5117644_CR7","doi-asserted-by":"crossref","unstructured":"Y. Deng, S. Kothari, and Y. Namara, \u201cProgram Slice Browser,\u201d in Proc. of the Intl.Workshop on Program Comprehension, May 2001, pp. 50-59.","DOI":"10.1109\/WPC.2001.921713"},{"issue":"8","key":"5117644_CR8","doi-asserted-by":"crossref","first-page":"751","DOI":"10.1109\/32.83912","volume":"17","author":"K.B. Gallagher","year":"1991","unstructured":"K.B. Gallagher and J.R. Lyle, \u201cUsing Program Slicing in Software Maintenance,\u201d IEEE Trans. on Software Engineering, vol. 17, no. 8, pp. 751-761, Aug. 1991.","journal-title":"IEEE Trans. on Software Engineering"},{"key":"5117644_CR9","doi-asserted-by":"crossref","unstructured":"H. Garavel and M. Sighireanu, \u201cA Graphical Parallel Composition Operator for Process Algebras,\u201d in Proc. FORTE\/PSTV, Oct. 1999, pp. 185-202.","DOI":"10.1007\/978-0-387-35578-8_11"},{"issue":"12","key":"5117644_CR10","first-page":"2585","volume":"E81-A","author":"S. Ichinose","year":"1998","unstructured":"S. Ichinose, M. Iwaihara, and H. Yasuura, \u201cProgram Slicing on VHDL Descriptions and Its Evaluation,\u201d IEICE Trans. Fund., vol. E81-A, no. 12, pp. 2585-2597, Dec. 1998.","journal-title":"IEICE Trans. Fund."},{"issue":"4","key":"5117644_CR11","doi-asserted-by":"crossref","first-page":"246","DOI":"10.1109\/32.588543","volume":"23","author":"F. Lanubile","year":"1997","unstructured":"F. Lanubile and G. Visaggio, \u201cExtracting Reusable Functions by Flow Graph-Based Program Slicing,\u201d IEEE Trans. on Software Engg., vol. 23, no. 4, pp. 246-259, April 1997.","journal-title":"IEEE Trans. on Software Engg."},{"issue":"9","key":"5117644_CR12","doi-asserted-by":"crossref","first-page":"1144","DOI":"10.1109\/43.536720","volume":"15","author":"J. Lee","year":"1996","unstructured":"J. Lee and J.H. Patel, \u201cHierarchical Test Generation under Architectural Level Functional Constraints,\u201d IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 15, no. 9, pp. 1144-1151, Sept. 1996.","journal-title":"IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"5117644_CR13","doi-asserted-by":"crossref","unstructured":"C.J. Lin, Y. Zorian, and S. Bhawmik, \u201cPSBIST: A Partial-Scan Based BIST Scheme,\u201d in Proc. Intl. Test Conf., Oct. 1993, pp. 507-516.","DOI":"10.1109\/TEST.1993.470660"},{"key":"5117644_CR14","doi-asserted-by":"crossref","unstructured":"J.R. Lyle and K.B. Gallagher, \u201cA Program Decomposition Scheme with Applications to Software Modification and Testing,\u201d in Proc. of the Hawaii Intl. Conf. on System Sciences, vol. 2, June 1989, pp. 479-485.","DOI":"10.1109\/HICSS.1989.48029"},{"issue":"1","key":"5117644_CR15","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1109\/54.199804","volume":"10","author":"P.C. Maxwell","year":"1993","unstructured":"P.C. Maxwell and R.C. Aitken, \u201cTest Sets and Reject Rates: All Fault Coverages Are Not Created Equal,\u201d IEEE Design & Test of Computers, vol. 10, no. 1, pp. 42-51, March 1993.","journal-title":"IEEE Design & Test of Computers"},{"key":"5117644_CR16","doi-asserted-by":"crossref","unstructured":"R.S. Tupuri and J.A. Abraham, \u201cA Novel Functional Test Generation Method for Processors Using Commercial ATPG,\u201d in Proc. Intl. Test Conf., Nov. 1997, pp. 743-752.","DOI":"10.1109\/TEST.1997.639687"},{"key":"5117644_CR17","unstructured":"v2html, \u201cRough Verilog Parser,\u201d version 6.0, available at www.burbleland.com\/v2html\/rvp.html."},{"key":"5117644_CR18","volume-title":"Testing Semiconductor Memories: Theory and Practice","author":"A.J. van de Goor","year":"1991","unstructured":"A.J. van de Goor, Testing Semiconductor Memories: Theory and Practice, Chichester, UK: John Wiley & Sons, 1991."},{"key":"5117644_CR19","doi-asserted-by":"crossref","unstructured":"V.M. Vedula and J.A. Abraham, \u201cFACTOR: A Hierarchical Methodology for Functional Test Generation and Testability Analysis,\u201d in Proc. Design Automation and Test in Europe, March 2002, pp. 730-734.","DOI":"10.1109\/DATE.2002.998380"},{"key":"5117644_CR20","doi-asserted-by":"crossref","unstructured":"V.M. Vedula, J.A. Abraham, and J. Bhadra, \u201cProgram Slicing for Hierarchical Test Generation,\u201d in Proc. of IEEE VLSI Test Symposium, April 2002, pp. 237-243.","DOI":"10.1109\/VTS.2002.1011144"},{"key":"5117644_CR21","doi-asserted-by":"crossref","unstructured":"G.A. Venkatesh, \u201cThe Semantic Approach to Program Slicing,\u201d in Proc. of the ACM Conf. on Programming Language Design and Implementation, June 1991, pp. 107-119.","DOI":"10.1145\/113445.113455"},{"key":"5117644_CR22","doi-asserted-by":"crossref","unstructured":"P. Vishakantaiah, J.A. Abraham, and M. Abadir, \u201cAutomatic Test Knowledge Extraction from VHDL (ATKET),\u201d in Proc. Design Automation Conf., June 1992, pp. 273-278.","DOI":"10.1109\/DAC.1992.227793"},{"issue":"4","key":"5117644_CR23","doi-asserted-by":"crossref","first-page":"352","DOI":"10.1109\/TSE.1984.5010248","volume":"SE-10","author":"M. Weiser","year":"1984","unstructured":"M. Weiser, \u201cProgram Slicing,\u201d IEEE Trans. on Software Engineering, vol. SE-10, no. 4, pp. 352-357, July 1984.","journal-title":"IEEE Trans. on Software Engineering"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1022885523034.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1022885523034\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1022885523034.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:19:19Z","timestamp":1749205159000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1022885523034"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,4]]},"references-count":23,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2003,4]]}},"alternative-id":["5117644"],"URL":"https:\/\/doi.org\/10.1023\/a:1022885523034","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2003,4]]}}}