{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T00:29:22Z","timestamp":1755217762578,"version":"3.43.0"},"reference-count":36,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2003,5,1]],"date-time":"2003-05-01T00:00:00Z","timestamp":1051747200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2003,5,1]],"date-time":"2003-05-01T00:00:00Z","timestamp":1051747200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Formal Methods in System Design"],"published-print":{"date-parts":[[2003,5]]},"DOI":"10.1023\/a:1022902408130","type":"journal-article","created":{"date-parts":[[2003,4,7]],"date-time":"2003-04-07T18:16:51Z","timestamp":1049739411000},"page":"183-203","source":"Crossref","is-referenced-by-count":4,"title":["True Concurrency in Models of Asynchronous Circuit Behavior"],"prefix":"10.1007","volume":"22","author":[{"given":"S.J.","family":"Silver","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.A.","family":"Brzozowski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"5119198_CR1","unstructured":"E. Best and R. Devillers, \u201cInterleaving and partial orders in concurrency: A formal comparison,\u201d in M. Wirsing (Ed.), Formal Description of Programming Concepts\u2014III, pp. 299\u2013322. North-Holland, 1987."},{"key":"5119198_CR2","doi-asserted-by":"crossref","first-page":"175","DOI":"10.1016\/0304-3975(92)90184-H","volume":"96","author":"E. Best","year":"1992","unstructured":"E. Best and M. Koutny, \u201cPetri net semantics of priority systems,\u201d Theoretical Computer Science, Vol. 96, pp. 175\u2013215, 1992.","journal-title":"Theoretical Computer Science"},{"key":"5119198_CR3","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1016\/S0304-3975(99)00273-X","volume":"245","author":"J.A. Brzozowski","year":"2000","unstructured":"J.A. Brzozowski, \u201cDelay-insensitivity and ternary simulation,\u201d Theoretical Computer Science, Vol. 245, pp. 3\u201325, 2000.","journal-title":"Theoretical Computer Science"},{"key":"5119198_CR4","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4612-4210-9","volume-title":"Asynchronous Circuits","author":"J.A. Brzozowski","year":"1995","unstructured":"J.A. Brzozowski and C.-J. Seger, Asynchronous Circuits, Springer-Verlag, New York, NY, 1995."},{"key":"5119198_CR5","unstructured":"J.A. Brzozowski and H. Zhang, \u201cDelay-insensitivity and semi-modularity,\u201d Research Report CS\u201397\u201311, Department of Computer Science, University of Waterloo, Waterloo, ON, Canada, March 1997."},{"key":"5119198_CR6","doi-asserted-by":"crossref","first-page":"191","DOI":"10.1023\/A:1008795229459","volume":"16","author":"J.A. Brzozowski","year":"2000","unstructured":"J.A. Brzozowski and H. Zhang, \u201cDelay-insensitivity and semi-modularity,\u201d Formal Methods in System Design, Vol. 16, pp. 191\u2013218, 2000.","journal-title":"Formal Methods in System Design"},{"key":"5119198_CR7","doi-asserted-by":"crossref","first-page":"223","DOI":"10.1016\/0304-3975(90)90095-Y","volume":"75","author":"P. Degano","year":"1990","unstructured":"P. Degano, R. De Nicola, and U. Montanari, \u201cA partial ordering semantics for CCS,\u201d Theoretical Computer Science, Vol. 75, pp. 223\u2013262, 1990.","journal-title":"Theoretical Computer Science"},{"key":"5119198_CR8","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/6874.001.0001","volume-title":"Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits","author":"D.L. Dill","year":"1989","unstructured":"D.L. Dill, Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits, The MIT Press, Cambridge, MA, 1989."},{"key":"5119198_CR9","unstructured":"J.C. Ebergen, \u201cTranslating programs into delay-insensitive circuits,\u201d Ph.D. thesis, Department of Mathematics and Computer Science, Eindhoven University of Technology, Eindhoven, The Netherlands, October 1997. Also, CWI Trace 56, Center for Mathematics and Computer Science, Amsterdam, The Netherlands, 1989."},{"key":"5119198_CR10","doi-asserted-by":"crossref","unstructured":"G.L. Ferrari and U. Montanari, \u201cThe observation algebra of spatial pomsets,\u201d In CONCUR '91: 2nd International Conference on Concurrency Theory, 1991, pp. 188\u2013202.","DOI":"10.1007\/3-540-54430-5_89"},{"key":"5119198_CR11","doi-asserted-by":"crossref","unstructured":"V. Gupta, R. Jagadeensan, and V. Saraswat, \u201cTruly concurrent constraint programming,\u201d in Proceedings of the 7th International Conference on Concurrency Theory, Pisa, Italy, August 26\u201329 1996.","DOI":"10.1007\/3-540-61604-7_65"},{"key":"5119198_CR12","doi-asserted-by":"crossref","unstructured":"C.A.R. Hoare, Communicating Sequential Processes, Prentice-Hall, 1985.","DOI":"10.1007\/978-3-642-82921-5_4"},{"key":"5119198_CR13","first-page":"161","volume":"257","author":"D.A. Huffman","year":"1954","unstructured":"D.A. Huffman, \u201cThe synthesis of sequential switching circuits,\u201d IRE Transactions on Electronic Computers, Vol. 257, pp. 161\u2013190 and 275\u2013303, 1954.","journal-title":"IRE Transactions on Electronic Computers"},{"issue":"1","key":"5119198_CR14","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1007\/BF00290705","volume":"24","author":"R. Janicki","year":"1987","unstructured":"R. Janicki, \u201cA formal semantics of concurrent systems with a priority relation,\u201d Acta Informatica, Vol. 24, No. 1, pp. 33\u201355, 1987.","journal-title":"Acta Informatica"},{"key":"5119198_CR15","doi-asserted-by":"crossref","unstructured":"R. Janicki and M. Koutny, \u201cInvariant semantics of nets with inhibitor arcs,\u201d in CONCUR'91: 2nd International Conference on Concurrency Theory, 1991, pp. 317\u2013331.","DOI":"10.1007\/3-540-54430-5_97"},{"key":"5119198_CR16","doi-asserted-by":"crossref","unstructured":"R. Janicki and M. Koutny, \u201cInvariants and paradigms of concurrency theory,\u201d in Proceedings of Parallel Architectures and Languages Europe, 1991, pp. 59\u201374.","DOI":"10.1007\/3-540-54152-7_58"},{"key":"5119198_CR17","doi-asserted-by":"crossref","unstructured":"L. Lamport and N. Lynch, \u201cDistributed computing: Models and methods,\u201d in J. van Leeuwen (Ed.), Handbook of Theoretical Computer Science, Volume B, The MIT Press\u2014Elsevier, 1990, pp. 1159\u20131196.","DOI":"10.1016\/B978-0-444-88074-1.50023-8"},{"key":"5119198_CR18","doi-asserted-by":"crossref","unstructured":"A.J. Martin, \u201cThe limitations to delay-insensitivity in asynchronous circuits,\u201d in Advanced Research in VLSI, 1990, pp. 263\u2013278.","DOI":"10.21236\/ADA447737"},{"key":"5119198_CR19","unstructured":"R.E. Miller, Switching Theory, Volume II: Sequential Circuits and Machines, John Wiley & Sons, 1965."},{"key":"5119198_CR20","first-page":"67","volume-title":"Proceedings of the 1985 Chapel Hill Conference on VLSI","author":"C.E. Molnar","year":"1985","unstructured":"C.E. Molnar, T. P. Fang, and F.U. Rosenberger, \u201cSynthesis of delay-insensitive modules,\u201d in H. Fuchs (Ed.), Proceedings of the 1985 Chapel Hill Conference on VLSI, Rockville, Maryland, Computer Science Press, 1985, pp. 67\u201386."},{"key":"5119198_CR21","unstructured":"D.E. Muller and W.S. Bartky, \u201cA theory of asynchronous circuits,\u201d in Proceedings of an International Symposium on Switching Theory, April 1957, pp. 204\u2013243."},{"issue":"1","key":"5119198_CR22","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1007\/BF01379149","volume":"15","author":"V.R. Pratt","year":"1986","unstructured":"V.R. Pratt, \u201cModeling concurrency with partial orders,\u201d Int. J. of Parallel Programming, Vol. 15, No. 1, pp. 33\u201371, 1986.","journal-title":"Int. J. of Parallel Programming"},{"key":"5119198_CR23","doi-asserted-by":"crossref","unstructured":"D.K. Probst and H.F. Li, \u201cModeling reactive hardware processes using partial orders,\u201d Semantics for Concurrency, pp. 324\u2013343, 1990.","DOI":"10.1007\/978-1-4471-3860-0_20"},{"key":"5119198_CR24","doi-asserted-by":"crossref","unstructured":"D.K. Probst and H.F. Li, \u201cUsing partial-order semantics to avoid the state explosion problem in asynchronous systems,\u201d Computer-Aided Verification, pp. 146\u2013155, 1990.","DOI":"10.1007\/BFb0023728"},{"key":"5119198_CR25","doi-asserted-by":"crossref","unstructured":"D.K. Probst and H.F. Li, \u201cPartial-order model checking: A guide for the perplexed,\u201d Computer-Aided Verification, pp. 322\u2013331, 1991.","DOI":"10.1007\/3-540-55179-4_31"},{"key":"5119198_CR26","doi-asserted-by":"crossref","unstructured":"W. Reisig, \u201cOn semantics of petri nets,\u201d Formal Models in Programming, pp. 347\u2013372, 1985.","DOI":"10.1007\/978-3-642-69968-9"},{"key":"5119198_CR27","doi-asserted-by":"crossref","unstructured":"W. Reisig, \u201cTemporal logic and causality in concurrent systems,\u201d in Concurrency 88, 1988, pp. 121\u2013139.","DOI":"10.1007\/3-540-50403-6_37"},{"key":"5119198_CR28","doi-asserted-by":"crossref","first-page":"301","DOI":"10.1016\/0304-3975(83)90021-X","volume":"26","author":"G. Rozenberg","year":"1983","unstructured":"G. Rozenberg and R. Verraedt, \u201cSubset languages of petri nets part I: The relationship to string languages and normal forms,\u201d Theoretical Computer Science, Vol. 26, pp. 301\u2013326, 1983.","journal-title":"Theoretical Computer Science"},{"key":"5119198_CR29","unstructured":"S.J. Silver, \u201cTrue concurrency in models of asynchronous circuit behaviour,\u201d Master's thesis, Department of Computer Science, University of Waterloo, 1999."},{"key":"5119198_CR30","unstructured":"J.T. Udding, \u201cClassification and composition of delay-insensitive circuits,\u201d Ph.D. thesis, Department of Mathematics and Computer Science, Eindhoven University of Technology, Eindhoven, The Netherlands, 1984."},{"key":"5119198_CR31","doi-asserted-by":"crossref","DOI":"10.1007\/BFb0031414","volume-title":"Trace Theory and VLSI Design","author":"J.L.A. van de Snepscheut","year":"1985","unstructured":"J.L.A. van de Snepscheut, Trace Theory and VLSI Design, Springer-Verlag, New York, NY, 1985."},{"key":"5119198_CR32","doi-asserted-by":"crossref","unstructured":"V. Varshavsky, M. Kishinevsky, V. Marakhovsky, L. Rosenblum, A. Taubin et al., Self-Timed Control of Concurrent Processes, Kluwer Academic Publishers, 1990.","DOI":"10.1007\/978-94-009-0487-3"},{"key":"5119198_CR33","unstructured":"T. Verhoeff, \u201cA theory of delay-insensitive systems,\u201d Ph.D. thesis, Department of Mathematics and Computer Science, Eindhoven University of Technology, Eindhoven, The Netherlands, May 1994."},{"key":"5119198_CR34","doi-asserted-by":"crossref","unstructured":"Vogler, \u201cA generalization of traces,\u201d Theoretical Informatics and Applications, Vol. 25, No. 2, 1991.","DOI":"10.1051\/ita\/1991250201471"},{"key":"5119198_CR35","doi-asserted-by":"crossref","first-page":"139","DOI":"10.1007\/BF00122081","volume":"9","author":"A. Yakovlev","year":"1996","unstructured":"A. Yakovlev, L. Lavagno, and A. Sangiovanni-Vincentelli, \u201cA unified signal transition graph model for asynchronous control circuit synthesis,\u201d Formal Methods in System Design, Vol. 9, pp. 139\u2013188, 1996.","journal-title":"Formal Methods in System Design"},{"key":"5119198_CR36","unstructured":"H. Zhang, \u201cDelay-insensitive networks,\u201d Master's thesis, Department of Computer Science, University of Waterloo, Waterloo, ON, Canada, 1997."}],"container-title":["Formal Methods in System Design"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1022902408130.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1022902408130\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1022902408130.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,5]],"date-time":"2025-08-05T19:05:10Z","timestamp":1754420710000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1022902408130"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,5]]},"references-count":36,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2003,5]]}},"alternative-id":["5119198"],"URL":"https:\/\/doi.org\/10.1023\/a:1022902408130","relation":{},"ISSN":["0925-9856","1572-8102"],"issn-type":[{"type":"print","value":"0925-9856"},{"type":"electronic","value":"1572-8102"}],"subject":[],"published":{"date-parts":[[2003,5]]}}}