{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T00:28:51Z","timestamp":1755217731855,"version":"3.43.0"},"reference-count":7,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2003,3,1]],"date-time":"2003-03-01T00:00:00Z","timestamp":1046476800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2003,3,1]],"date-time":"2003-03-01T00:00:00Z","timestamp":1046476800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Formal Methods in System Design"],"published-print":{"date-parts":[[2003,3]]},"DOI":"10.1023\/a:1022917321255","type":"journal-article","created":{"date-parts":[[2003,4,7]],"date-time":"2003-04-07T18:16:51Z","timestamp":1049739411000},"page":"117-123","source":"Crossref","is-referenced-by-count":3,"title":["Formal Verification Successes at Motorola"],"prefix":"10.1007","volume":"22","author":[{"given":"Magdy S.","family":"Abadir","sequence":"first","affiliation":[]},{"given":"Kenneth L.","family":"Albin","sequence":"additional","affiliation":[]},{"given":"John","family":"Havlicek","sequence":"additional","affiliation":[]},{"given":"Narayanan","family":"Krishnamurthy","sequence":"additional","affiliation":[]},{"given":"Andrew K.","family":"Martin","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"5117027_CR1","doi-asserted-by":"crossref","unstructured":"R.E. Bryant and C.-J.H. Seger, \u201cFormal verification of digital circuits using symbolic ternary system models,\u201d in E.M. Clarke and R.P. Kurshan (Eds.), Computer-Aided Verification '90, American Mathematical Society, 1991, pp. 121\u2013146.","DOI":"10.1090\/dimacs\/003\/11"},{"key":"5117027_CR2","doi-asserted-by":"crossref","unstructured":"N. Ganguly, M. Abadir, and M. Pandey, \u201cPowerPC array verification methodology using formal techniques,\u201d International Test Conference, Washington, DC, 1996, pp. 857\u2013864.","DOI":"10.1109\/TEST.1996.557147"},{"key":"5117027_CR3","doi-asserted-by":"crossref","first-page":"333","DOI":"10.1016\/0304-3975(82)90125-6","volume":"27","author":"D. Kozen","year":"1983","unstructured":"D. Kozen, \u201cResults on the propositional \u00b5-calculus,\u201d Theoretical Computer Science, Vol. 27, pp. 333\u2013354, 1983.","journal-title":"Theoretical Computer Science"},{"issue":"4","key":"5117027_CR4","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1109\/54.895007","volume":"17","author":"N. Krishnamurthy","year":"2000","unstructured":"N. Krishnamurthy, A.K. Martin, M.S. Abadir, and J.A. Abraham, \u201cValidating powerPC microprocessor custom memories,\u201d IEEE Design and Test of Computers, Vol. 17, No. 4, pp. 61\u201376, 2000.","journal-title":"IEEE Design and Test of Computers"},{"key":"5117027_CR5","doi-asserted-by":"crossref","first-page":"321","DOI":"10.1016\/0304-3975(84)90049-5","volume":"32","author":"S. Miyano","year":"1984","unstructured":"S. Miyano and T. Hayashi, \u201cAlternating finite automata on \u03c9-words,\u201d Theoretical Computer Science, Vol. 32, pp. 321\u2013330, 1984.","journal-title":"Theoretical Computer Science"},{"key":"5117027_CR6","doi-asserted-by":"crossref","unstructured":"M. Pandey, R. Raimi, D.L. Beatty, and R.E. Bryant, \u201cFormal verification of powerPC arrays using symbolic trajectory evaluation,\u201d in 33rd ACM\/IEEE Design Automation Conference, June 1996, pp. 649\u2013654.","DOI":"10.1109\/DAC.1996.545655"},{"key":"5117027_CR7","doi-asserted-by":"crossref","first-page":"147","DOI":"10.1007\/BF01383966","volume":"6","author":"C.-J.H. Seger","year":"1995","unstructured":"C.-J.H. Seger and R.E. Bryant, \u201cFormal verification by symbolic evaluation of partially ordered trajectories,\u201d Formal Methods in System Design, Vol. 6, pp. 147\u2013189, 1995.","journal-title":"Formal Methods in System Design"}],"container-title":["Formal Methods in System Design"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1022917321255.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1022917321255\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1022917321255.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,5]],"date-time":"2025-08-05T19:11:41Z","timestamp":1754421101000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1022917321255"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,3]]},"references-count":7,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2003,3]]}},"alternative-id":["5117027"],"URL":"https:\/\/doi.org\/10.1023\/a:1022917321255","relation":{},"ISSN":["0925-9856","1572-8102"],"issn-type":[{"type":"print","value":"0925-9856"},{"type":"electronic","value":"1572-8102"}],"subject":[],"published":{"date-parts":[[2003,3]]}}}