{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T00:29:20Z","timestamp":1755217760140,"version":"3.43.0"},"reference-count":9,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2003,3,1]],"date-time":"2003-03-01T00:00:00Z","timestamp":1046476800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2003,3,1]],"date-time":"2003-03-01T00:00:00Z","timestamp":1046476800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Formal Methods in System Design"],"published-print":{"date-parts":[[2003,3]]},"DOI":"10.1023\/a:1022921522163","type":"journal-article","created":{"date-parts":[[2003,4,7]],"date-time":"2003-04-07T18:16:51Z","timestamp":1049739411000},"page":"133-141","source":"Crossref","is-referenced-by-count":15,"title":["Formal Design of Cache Memory Protocols in IBM"],"prefix":"10.1007","volume":"22","author":[{"given":"Steven M.","family":"German","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"5117029_CR1","unstructured":"D.L. Dill, A.J. Drexler, A.J. Hu, and C.H. Yang, \u201cProtocol verification as a hardware design aid,\u201d in Proceedings of IEEE International Conference on Computer Design: VLSI in Computers and Processors, 1992."},{"key":"5117029_CR2","doi-asserted-by":"crossref","unstructured":"A. Eiriksson, \u201cIntegrating formal methods with a conventional project design flow,\u201d in Proceedings of 33rd Design Automation Conference, 1996, pp. 666\u2013671.","DOI":"10.1109\/DAC.1996.545658"},{"issue":"1","key":"5117029_CR3","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1023\/A:1008773308108","volume":"16","author":"A. Eiriksson","year":"2000","unstructured":"A. Eiriksson, \u201cThe formal design of 1M-gate ASICs,\u201d Formal Methods in System Design, Vol. 16, No. 1, pp. 7\u201322, 2000.","journal-title":"Formal Methods in System Design"},{"key":"5117029_CR4","unstructured":"K. Ekanadham and S.M. German, Report on Formal Design and Verification of the SSM sCOMA Hardware Protocol and Example of ASIC design of the SSM at RTL level, Progress report from IBM T.J. Watson Research Center to Lawrence Livermore National Laboratory, August 1997."},{"key":"5117029_CR5","doi-asserted-by":"crossref","unstructured":"D. Lilja, \u201cCache coherence in large-scale shared memory multiprocessors: Issues and comparisons,\u201d ACM Computing Surveys, Vol. 25, No. 3, 1993.","DOI":"10.1145\/158439.158907"},{"key":"5117029_CR6","doi-asserted-by":"crossref","unstructured":"K. McMillan, Symbolic Model Checking, Kluwer Academic Publishers, 1993.","DOI":"10.1007\/978-1-4615-3190-6"},{"key":"5117029_CR7","doi-asserted-by":"crossref","unstructured":"P. Stenstrom, \u201cA survey of cache coherence schemes for multiprocessors,\u201d Computer IEEE, Vol. 23, No. 6, 1990.","DOI":"10.1109\/2.55497"},{"key":"5117029_CR8","doi-asserted-by":"crossref","unstructured":"U. Stern and D.L. Dill, \u201cA new scheme for memory-efficient probabilistic verification,\u201d in Joint International Conference on Formal Description Techniques for Distributed Systems and Communication Protocols, and Protocol Specification, Testing, and Verification, pp. 333\u2013348, 1996.","DOI":"10.1007\/978-0-387-35079-0_21"},{"key":"5117029_CR9","doi-asserted-by":"crossref","unstructured":"U. Stern and D.L. Dill, \u201cUsing magnetic disk instead of main memory in the mur\u03d5. verifier,\u201d in Computer Aided Verification, 10th International Conference, Springer-Verlag, LNCS, 1427, pp. 172\u2013183, 1998.","DOI":"10.1007\/BFb0028743"}],"container-title":["Formal Methods in System Design"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1022921522163.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1022921522163\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1022921522163.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,5]],"date-time":"2025-08-05T19:04:58Z","timestamp":1754420698000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1022921522163"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,3]]},"references-count":9,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2003,3]]}},"alternative-id":["5117029"],"URL":"https:\/\/doi.org\/10.1023\/a:1022921522163","relation":{},"ISSN":["0925-9856","1572-8102"],"issn-type":[{"type":"print","value":"0925-9856"},{"type":"electronic","value":"1572-8102"}],"subject":[],"published":{"date-parts":[[2003,3]]}}}