{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:02:37Z","timestamp":1759147357217,"version":"3.43.0"},"reference-count":28,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2003,7,1]],"date-time":"2003-07-01T00:00:00Z","timestamp":1057017600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2003,7,1]],"date-time":"2003-07-01T00:00:00Z","timestamp":1057017600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology"],"published-print":{"date-parts":[[2003,7]]},"DOI":"10.1023\/a:1023296218588","type":"journal-article","created":{"date-parts":[[2003,6,6]],"date-time":"2003-06-06T13:39:54Z","timestamp":1054906794000},"page":"227-237","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":26,"title":["Design and Implementation of High-Performance RNS Wavelet Processors Using Custom IC Technologies"],"prefix":"10.1007","volume":"34","author":[{"given":"Javier","family":"Ram\u00edrez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Uwe","family":"Meyer-B\u00e4se","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fred","family":"Taylor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio","family":"Garc\u00eda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio","family":"Lloris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2003,7,1]]},"reference":[{"key":"5118644_CR1","volume-title":"Residue Number System Arithmetic: Modern Applications in Digital Signal Processing","author":"M.A. Sodersterand","year":"1986","unstructured":"M.A. Sodersterand, W.K. Jenkins, G.A. Jullien, and F.J. Taylor, Residue Number System Arithmetic: Modern Applications in Digital Signal Processing. New York: IEEE Press, 1986."},{"key":"5118644_CR2","unstructured":"Altera Corporation, FLEX10K Embedded Programmable Logic Device Family, ver. 4.1, 2001."},{"key":"5118644_CR3","unstructured":"Xilinx Inc., The Programmable Logic Data Book, 1999."},{"key":"5118644_CR4","doi-asserted-by":"publisher","first-page":"2119","DOI":"10.1109\/ICASSP.1999.758352","volume":"4","author":"U. Meyer-Baese","year":"1999","unstructured":"U. Meyer-Baese, J. Buros, W. Trautmann, and F. Taylor, \u201cFast Implementation of OrthogonalWavelet Filterbanks Using Field-Programmable Logic,\u201d in Proc. of the 1999 IEEE International Conference on Acoustics, Speech and Signal Processing, 1999, vol. 4, pp. 2119-2122.","journal-title":"Proc. of the 1999 IEEE International Conference on Acoustics, Speech and Signal Processing"},{"key":"5118644_CR5","first-page":"486","volume":"1","author":"A. Garc\u00eda","year":"1999","unstructured":"A. Garc\u00eda, U. Meyer-B\u00e4se, A. Lloris, and F. Taylor, \u201cRNS Implementation of FIR Filters based on Distributed Arithmetic Using Field-Programmable Logic,\u201d in Proc. of the 1999 IEEE International Symposium on Circuits and Systems, 1999, vol. 1, pp. 486-489.","journal-title":"Proc. of the 1999 IEEE International Symposium on Circuits and Systems"},{"key":"5118644_CR6","doi-asserted-by":"publisher","first-page":"171","DOI":"10.1023\/A:1021158221825","volume":"33","author":"J. Ram\u00edrez","year":"2003","unstructured":"J. Ram\u00edrez, A. Garc\u00eda, U. Meyer-Baese, F. Taylor, and A. Lloris, \u201cImplementation of RNS-Based Distributed Arithmetic Discrete Wavelet Transform Architectures Using Field-Programmable Logic,\u201d Journal of VLSI Signal Processing (Special Issue on Computer Arithmetic and Applications), 2003, vol. 33, pp. 171-190.","journal-title":"Journal of VLSI Signal Processing (Special Issue on Computer Arithmetic and Applications)"},{"key":"5118644_CR7","first-page":"1193","volume":"2","author":"J. Ram\u00edrez","year":"2001","unstructured":"J. Ram\u00edrez, A. Garc\u00eda, U. Meyer-B\u00e4se, F. Taylor, P.G. Fern\u00b4andez, and A. Lloris, \u201cDesign of RNS-Based Distributed Arithmetic DWT Filterbanks,\u201d in Proc. of the 2001 International Conference on Acoustics, Speech and Signal Processing ICASSP 2001, May 2001, vol. 2, pp. 1193-1196.","journal-title":"Proc. of the 2001 International Conference on Acoustics, Speech and Signal Processing ICASSP 2001"},{"issue":"14","key":"5118644_CR8","doi-asserted-by":"publisher","first-page":"1198","DOI":"10.1049\/el:20000896","volume":"36","author":"J. Ram\u00edrez","year":"2000","unstructured":"J. Ram\u00edrez, A. Garc\u00eda, P. G. Fern\u00b4andez, L. Parrilla, and A. Lloris, \u201cRNS-FPL Merged Architectures for the Orthogonal DWT,\u201d Electronics Letters, vol. 36, no. 14, 2000, pp. 1198-1199.","journal-title":"Electronics Letters"},{"key":"5118644_CR9","unstructured":"V. Hamann and M. Sprachmann, \u201cFast Residual Arithmetic with FPGAs,\u201d in Proc. of theWorkshop on Design Methodologies for Microelectronics, Slovakia, Sept. 1995."},{"key":"5118644_CR10","doi-asserted-by":"crossref","unstructured":"E. Di Claudio, F. Piazza, and G. Orlandi, \u201cFast Combinational RNS Processors for DSP Applications,\u201d IEEE Transactions on Computers, May 1995, pp. 624-633.","DOI":"10.1109\/12.381948"},{"key":"5118644_CR11","unstructured":"H. Safiri, H. Ahamadi, G. Jullien, and V. Dimitrov, \u201cDesign and FPGA Implementation of Systolic FIR Filters Using the Fermat ALU,\u201d Proc. of the Asilomar Conference on Signals, Systems and Computers, Pacific Grove, 1996."},{"issue":"1\/2","key":"5118644_CR12","doi-asserted-by":"publisher","first-page":"115","DOI":"10.1023\/A:1008167323437","volume":"28","author":"U. Meyer-B\u00e4se","year":"2001","unstructured":"U. Meyer-B\u00e4se, A. Garc\u00eda, and F. Taylor, \u201cImplementation of a Communications Channelizer Using FPGAs and RNS Arithmetic,\u201d Journal of VLSI Signal Processing, May 2001, vol. 28, no. 1\/2, pp. 115-128.","journal-title":"Journal of VLSI Signal Processing"},{"key":"5118644_CR13","doi-asserted-by":"crossref","unstructured":"J. Ram\u00edrez, P.G. Fern\u00b4andez, U. Meyer-B\u00e4se, F. Taylor, A. Garc\u00eda, and A. Lloris, \u201cIndex-based RNS DWT Architectures for Custom IC Designs,\u201d in Proc. of the IEEE Workshop on Signal Processing Systems SiPS 2001, Oct. 2001, pp. 70-79.","DOI":"10.1109\/SIPS.2001.957332"},{"issue":"7","key":"5118644_CR14","doi-asserted-by":"publisher","first-page":"731","DOI":"10.1109\/TCS.1981.1085027","volume":"CAS-28","author":"F. Taylor","year":"1981","unstructured":"F. Taylor, \u201cLarge Moduli Multipliers for Signal Processing,\u201d IEEE Transactions on Circuits and Systems, vol. CAS-28, no. 7, 1981, pp. 731-736.","journal-title":"IEEE Transactions on Circuits and Systems"},{"issue":"10","key":"5118644_CR15","doi-asserted-by":"publisher","first-page":"899","DOI":"10.1109\/TC.1980.1675473","volume":"C-29","author":"G.A. Jullien","year":"1980","unstructured":"G.A. Jullien, \u201cImplementation of Multiplication, Modulo a Prime Number, with Applications to Number Theoretic Transforms\u201d, IEEE Trans. on Computer, vol. C-29, no. 10, 1980,pp. 899-905.","journal-title":"IEEE Trans. on Computer"},{"issue":"2","key":"5118644_CR16","doi-asserted-by":"publisher","first-page":"281","DOI":"10.1080\/00207219108921278","volume":"70","author":"D. Radhakrishnan","year":"1991","unstructured":"D. Radhakrishnan and Y. Yuan, \u201cFast and Highly Compact RNS Multipliers,\u201d International Journal of Electronics, vol. 70, no. 2, 1991, pp. 281-293.","journal-title":"International Journal of Electronics"},{"issue":"2","key":"5118644_CR17","doi-asserted-by":"publisher","first-page":"170","DOI":"10.1109\/12.833113","volume":"49","author":"A.A. Hiasat","year":"2000","unstructured":"A.A. Hiasat, \u201cNew Efficient Structure for a Modular Multiplier for RNS,\u201d IEEE Transactions on Computers, vol. 49, no. 2, 2000, pp. 170-174.","journal-title":"IEEE Transactions on Computers"},{"key":"5118644_CR18","unstructured":"M. Vetterli and J. Kovacevic, Wavelets and Subband Coding, Prentice Hall, 1995."},{"key":"5118644_CR19","doi-asserted-by":"crossref","unstructured":"G. Strang and T. Nguyen, Wavelets and Filter Banks, Wellesly-Cambridge Press, 1997.","DOI":"10.1093\/oso\/9780195094237.003.0002"},{"key":"5118644_CR20","doi-asserted-by":"publisher","first-page":"191","DOI":"10.1109\/92.238416","volume":"1","author":"K.K. Parhi","year":"1993","unstructured":"K.K. Parhi and T. Nishitani, \u201cVLSI Architectures for Discrete Wavelet Transforms,\u201d IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 1, June 1993, pp. 191-202.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"5118644_CR21","first-page":"388","volume":"VII","author":"J. Fridman","year":"1994","unstructured":"J. Fridman and E.S. Manolakos, \u201cDistributed Memory and Control VLSI Architectures for the 1-D Discrete Wavelet Transform,\u201d VLSI Signal Processing, vol. VII, 1994, pp. 388-397.","journal-title":"VLSI Signal Processing"},{"key":"5118644_CR22","doi-asserted-by":"publisher","first-page":"759","DOI":"10.1109\/78.370630","volume":"43","author":"C. Chakrabarti","year":"1995","unstructured":"C. Chakrabarti and M. Vishwanath, \u201cEfficient Realizations of the Discrete and Continuous Wavelet Transform: From Single Chip Implementations to Mappings on SIMD Array Computers,\u201d IEEE Transactions on Signal Processing, vol. 43, March 1995, pp. 759-771.","journal-title":"IEEE Transactions on Signal Processing"},{"issue":"5","key":"5118644_CR23","doi-asserted-by":"publisher","first-page":"305","DOI":"10.1109\/82.386170","volume":"42","author":"M. Vishwanath","year":"1995","unstructured":"M. Vishwanath, R.M. Owens, and M.J. Irwin, \u201cVLSI Architectures for the DiscreteWavelet Transform,\u201d IEEE Transactions on Circuits and Systems II, vol. 42, no. 5, May 1995, pp. 305-316.","journal-title":"IEEE Transactions on Circuits and Systems II"},{"issue":"2","key":"5118644_CR24","doi-asserted-by":"publisher","first-page":"129","DOI":"10.1109\/82.554448","volume":"44","author":"T.C. Denk","year":"1997","unstructured":"T.C. Denk and K.K. Parhi, \u201cVLSI Architectures for Lattice Structure Based Orthogonal Discrete Wavelet Transforms,\u201d IEEE Transactions on Circuits and Systems II, vol. 44, no. 2, Feb. 1997, pp. 129-132.","journal-title":"IEEE Transactions on Circuits and Systems II"},{"issue":"1","key":"5118644_CR25","doi-asserted-by":"publisher","first-page":"65","DOI":"10.1109\/82.818896","volume":"47","author":"F. Marino","year":"2000","unstructured":"F. Marino, \u201cA 'Double-Face' Bit-Serial Architecture for the 1-D Discrete Wavelet Transform,\u201d IEEE Transactions on Circuits and Systems II, vol. 47, no. 1, Jan. 2000, pp. 65-71.","journal-title":"IEEE Transactions on Circuits and Systems II"},{"key":"5118644_CR26","unstructured":"J. Pihl and E.J. Aas, \u201cA Multiplier and Squared Generator for High Performance DSP Applications,\u201d in Proc. of the 39th Midwest Symposium on Circuits and Systems, 1996."},{"key":"5118644_CR27","unstructured":"M. Griffin, F.J. Taylor, and M. Sousa, \u201cNew scaling algorithms for the Chinese Remainder Theorem,\u201d in Proc. of the 22nd Asilomar Conf. on Signals, Syst. and Comp., CA, 1988."},{"key":"5118644_CR28","first-page":"321","volume":"5","author":"J. Ram\u00edrez","year":"2000","unstructured":"J. Ram\u00edrez, A. Garc\u00eda, P.G. Fern\u00b4andez, L. Parrilla, and A. Lloris, \u201cANewArchitecture to Compute the Discrete Cosine Transform using the Quadratic Residue Number System,\u201d in Proc. of the 2000 International Symposium on Circuits and Systems, vol. 5, May 2000, pp. 321-324.","journal-title":"Proc. of the 2000 International Symposium on Circuits and Systems"}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1023296218588.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1023296218588\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1023296218588.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,11]],"date-time":"2025-08-11T09:57:45Z","timestamp":1754906265000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1023296218588"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,7]]},"references-count":28,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2003,7]]}},"alternative-id":["5118644"],"URL":"https:\/\/doi.org\/10.1023\/a:1023296218588","relation":{},"ISSN":["0922-5773"],"issn-type":[{"type":"print","value":"0922-5773"}],"subject":[],"published":{"date-parts":[[2003,7]]},"assertion":[{"value":"1 July 2003","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}