{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,8]],"date-time":"2026-06-08T19:31:41Z","timestamp":1780947101571,"version":"3.54.1"},"reference-count":31,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2003,6,1]],"date-time":"2003-06-01T00:00:00Z","timestamp":1054425600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2003,6,1]],"date-time":"2003-06-01T00:00:00Z","timestamp":1054425600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[2003,6]]},"DOI":"10.1023\/a:1023788727542","type":"journal-article","created":{"date-parts":[[2003,6,6]],"date-time":"2003-06-06T18:11:05Z","timestamp":1054923065000},"page":"223-231","source":"Crossref","is-referenced-by-count":8,"title":["A Ring Architecture Strategy for BIST Test Pattern Generation"],"prefix":"10.1007","volume":"19","author":[{"given":"C.","family":"Fagot","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"O.","family":"Gascuel","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"P.","family":"Girard","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"C.","family":"Landrault","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","reference":[{"key":"5123352_CR1","doi-asserted-by":"crossref","unstructured":"C. Fagot, O. Gascuel, P. Girard, and C. Landrault, \u201cA Ring Architecture Strategy for BIST Test Pattern Generation,\u201d IEEE Asian Test Symposium, pp. 418-423, 1998.","DOI":"10.1109\/ATS.1998.741650"},{"key":"5123352_CR2","doi-asserted-by":"crossref","unstructured":"Y. Zorian, \u201cTesting the Monster Chip,\u201d IEEE Spectrum, pp. 54-60, July 1999.","DOI":"10.1109\/6.774966"},{"key":"5123352_CR3","unstructured":"Semiconductor Industry Association (SIA), International Technology Roadmap for Semiconductors (ITRS), 1999 edition."},{"issue":"3","key":"5123352_CR4","doi-asserted-by":"crossref","first-page":"265","DOI":"10.1147\/rd.273.0265","volume":"27","author":"E.B. Eichelberger","year":"1983","unstructured":"E.B. Eichelberger and E. Lindbloom, \u201cRandom-Pattern Coverage Enhancement and Diagnosis for LSSD Logic Self-Test,\u201d IBM Journal of Research and Development, vol. 27, no. 3, pp. 265-272, 1983.","journal-title":"IBM Journal of Research and Development"},{"key":"5123352_CR5","doi-asserted-by":"crossref","unstructured":"J.P. Hayes and A.D. Friedman, \u201cTest Point Placement to Simplify Fault Detection,\u201d IEEE Trans. on Computers, vol. C-33, pp. 727-735, July 1974.","DOI":"10.1109\/T-C.1974.224021"},{"key":"5123352_CR6","doi-asserted-by":"crossref","unstructured":"N. Tamarapalli and J. Rajski, \u201cConstructive Multi-Phase Test Point Insertion for Scan-Based BIST,\u201d in IEEE International Test Conference, 1996, pp. 649-658.","DOI":"10.1109\/TEST.1996.557122"},{"key":"5123352_CR7","doi-asserted-by":"crossref","unstructured":"G. Hetherington, T. Fryars, N. Tamarapalli, M. Kassab, A. Hassan, and J. Rajski, \u201cLogic BIST for Large Industrial Designs: Real Issues and Case Studies,\u201d in IEEE International Test Conference, 1999, pp. 358-367.","DOI":"10.1109\/TEST.1999.805650"},{"key":"5123352_CR8","doi-asserted-by":"crossref","unstructured":"R.W. Bassett et al., \u201cLow Cost Testing of High Density Logic Components,\u201d in IEEE International Test Conference, 1989, pp. 550-557.","DOI":"10.1109\/TEST.1989.82339"},{"key":"5123352_CR9","unstructured":"H.J. Wunderlich, \u201cSelf Test Using Unequiprobable Random Patterns,\u201d in IEEE International Symposium on Fault-Tolerant Computing, 1987, pp. 258-263."},{"key":"5123352_CR10","doi-asserted-by":"crossref","unstructured":"F. Brglez et al., \u201cHardware-Based Weighted Random Pattern Generation for Boundary-Scan,\u201d in IEEE International Test Conference, 1989, pp. 264-274.","DOI":"10.1109\/TEST.1989.82307"},{"key":"5123352_CR11","doi-asserted-by":"crossref","unstructured":"S. Hellebrand, H.J. Wunderlich, and O.F. Haberl, \u201cGenerating Pseudo-Exhaustive Vectors for External Testing,\u201d in IEEE International Test Conference, 1990, pp. 670-679.","DOI":"10.1109\/TEST.1990.114082"},{"key":"5123352_CR12","unstructured":"B. Koenemann, \u201cLFSR-Coded Test Patterns for Scan Designs,\u201d IEEE European Test Conference, 1991, pp. 237-242."},{"key":"5123352_CR13","doi-asserted-by":"crossref","unstructured":"S. Hellebrand, S. Tarnick, J. Rajski, and B. Courtois, \u201cGeneration of Vector Patterns Through Reseeding of Multiple-Polynomial Linear Feedback Shift Registers,\u201d in IEEE International Test Conference, 1992, pp. 120-129.","DOI":"10.1109\/TEST.1992.527812"},{"key":"5123352_CR14","doi-asserted-by":"crossref","unstructured":"G. Edirisooriya and J.P. Robinson, \u201cDesign of Low Cost ROM Based Test Generators,\u201d in IEEE VLSI Test Symposium, 1992, pp. 61-66.","DOI":"10.1109\/VTEST.1992.232725"},{"key":"5123352_CR15","doi-asserted-by":"crossref","unstructured":"C. Dufaza, H. Viallon, and C. Chevalier, \u201cBIST Hardware Generator for Mixed Testing Scheme,\u201d in IEEE European Design & Test Conference, 1995, pp. 424-430.","DOI":"10.1109\/EDTC.1995.470361"},{"key":"5123352_CR16","doi-asserted-by":"crossref","unstructured":"D. Kangaris and S. Tragoudas, \u201cGenerating Deterministic Unordered Test Patterns with Counter,\u201d in IEEE VLSI Test Symposium, 1996, pp. 374-379.","DOI":"10.1109\/VTEST.1996.510881"},{"key":"5123352_CR17","doi-asserted-by":"crossref","unstructured":"M. Chatterjee and D.K. Pradhan, \u201cA Novel Pattern Generator for Near-Perfect Fault Coverage,\u201d in IEEE VLSI Test Symposium, 1995, pp. 417-425.","DOI":"10.1109\/VTEST.1995.512669"},{"key":"5123352_CR18","doi-asserted-by":"crossref","unstructured":"N.A. Touba and E.J. McCluskey, \u201cSynthesis of Mapping Logic for Generating Transformed Pseudo-Random Patterns for BIST,\u201d in IEEE International Test Conference, 1995, pp. 674-682.","DOI":"10.1109\/TEST.1995.529897"},{"key":"5123352_CR19","doi-asserted-by":"crossref","unstructured":"S. Hellebrand, B. Reeb, S. Tarnick, and H.J. Wunderlich, \u201cPattern Generation for a Deterministic BIST Scheme,\u201d in IEEE International Conference on Computer-Aided Design, 1995, pp. 88-94.","DOI":"10.1109\/ICCAD.1995.479997"},{"key":"5123352_CR20","doi-asserted-by":"crossref","unstructured":"N.A. Touba and E.J. McCluskey, \u201cAltering a Pseudo-Random Bit Sequence for Scan-Based BIST,\u201d in IEEE International Test Conference, 1996, pp. 167-175.","DOI":"10.1109\/TEST.1996.556959"},{"key":"5123352_CR21","doi-asserted-by":"crossref","unstructured":"H.J. Wunderlich and G. Kiefer, \u201cBit-Flipping BIST,\u201d in IEEE International Conference on Computer-Aided Design, 1996, pp. 337-343.","DOI":"10.1109\/ICCAD.1996.569803"},{"key":"5123352_CR22","doi-asserted-by":"crossref","unstructured":"C. Fagot, P. Girard, and C. Landrault, \u201cOn Using Machine Learning for Logic BIST,\u201d in IEEE International Test Conference, 1997, pp. 338-346.","DOI":"10.1109\/TEST.1997.639635"},{"key":"5123352_CR23","doi-asserted-by":"crossref","unstructured":"G. Kiefer and H.J. Wunderlich, \u201cDeterministic BIST with Multiple Scan Chains,\u201d in IEEE International Test Conference, 1998, pp. 1057-1064.","DOI":"10.1109\/TEST.1998.743304"},{"key":"5123352_CR24","doi-asserted-by":"crossref","unstructured":"G. Kiefer and H.J. Wunderlich, \u201cDeterministic BIST with Partial Scan,\u201d IEEE European Test Workshop, pp. 110-116, 1999.","DOI":"10.1109\/ETW.1999.804415"},{"key":"5123352_CR25","doi-asserted-by":"crossref","unstructured":"G. Kiefer, H. Vranken, E.J. Marinissen, and H.J. Wunderlich, \u201cApplication of Deterministic Logic BIST on Industrials Circuits,\u201d in IEEE International Test Conference, 2000, pp. 105-114.","DOI":"10.1109\/TEST.2000.894197"},{"key":"5123352_CR26","doi-asserted-by":"crossref","unstructured":"C. Fagot, O. Gascuel, P. Girard, and C. Landrault, \u201cOn Calculating Efficient LFSR Seeds for Built-In Self Test,\u201d IEEE European Test Workshop, pp. 7-14, 1999.","DOI":"10.1109\/ETW.1999.803819"},{"key":"5123352_CR27","unstructured":"F. Brglez and H. Fujiwara, \u201cA Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in Fortran,\u201d in IEEE International Symposium on Circuits and Systems, 1985, pp. 663-698."},{"key":"5123352_CR28","doi-asserted-by":"crossref","unstructured":"F. Brglez, D. Bryant, and K. Kozminski, \u201cCombinational Profiles of Sequential Benchmark Circuits,\u201d in IEEE International Symposium on Circuits and Systems, 1989, pp. 1929-1934.","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"5123352_CR29","doi-asserted-by":"crossref","unstructured":"M. Abramovici, P.R. Menon, and D.T. Miller, \u201cCritical Path Tracing: An Alternative to Fault Simulation,\u201d in IEEE Design & Test of Computers, vol. 1, no. 1, Feb. 1984.","DOI":"10.1109\/MDT.1984.5005582"},{"key":"5123352_CR30","unstructured":"TestGen, version Tg4.1, User Guide, Synopsys Inc., 1999."},{"key":"5123352_CR31","unstructured":"S. Wang, \u201cLow Hardware Overhead Scan Based 3-Weight Weighted Random BIST,\u201d in IEEE International Test Conference, 2001, pp. 868-877."}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1023788727542.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1023788727542\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1023788727542.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:13:41Z","timestamp":1749204821000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1023788727542"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,6]]},"references-count":31,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2003,6]]}},"alternative-id":["5123352"],"URL":"https:\/\/doi.org\/10.1023\/a:1023788727542","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2003,6]]}}}