{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:40:06Z","timestamp":1749206406339,"version":"3.41.0"},"reference-count":39,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2003,8,1]],"date-time":"2003-08-01T00:00:00Z","timestamp":1059696000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2003,8,1]],"date-time":"2003-08-01T00:00:00Z","timestamp":1059696000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[2003,8]]},"DOI":"10.1023\/a:1024635824944","type":"journal-article","created":{"date-parts":[[2003,9,15]],"date-time":"2003-09-15T21:37:08Z","timestamp":1063661828000},"page":"387-395","source":"Crossref","is-referenced-by-count":0,"title":["Simulating Realistic Bridging and Crosstalk Faults in an Industrial Setting"],"prefix":"10.1007","volume":"19","author":[{"given":"Jonathan","family":"Bradford","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hartmut","family":"Delong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ilia","family":"Polian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bernd","family":"Becker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"unstructured":"M. Abramovici, M. Breuer, and A. Friedman, Digital Systems Testing and Testable Design, Computer Science Press, 1990.","key":"5138457_CR1"},{"doi-asserted-by":"crossref","unstructured":"R. Aitken, \u201cFinding Defects with Fault Models,\u201d in Int'l Test Conf., 1995, pp. 498-505.","key":"5138457_CR2","DOI":"10.1109\/TEST.1995.529877"},{"issue":"5","key":"5138457_CR3","doi-asserted-by":"crossref","first-page":"312","DOI":"10.1109\/TCAD.1985.1270127","volume":"4","author":"P. Banerjee","year":"1985","unstructured":"P. Banerjee and J.A. Abraham, \u201cAMultivalued Algebra for Modeling Physical Failures in MOS VLSI Circuits,\u201d IEEE Trans. on CAD, vol. 4, no. 5, pp. 312-321, 1985.","journal-title":"IEEE Trans. on CAD"},{"doi-asserted-by":"crossref","unstructured":"F. Celeiro, L. Dias, J. Ferreira, M.B. Santos, and J.B. Teixeira, \u201cVHDL Fault Simulation for Defect-Oriented Test and Diagnosis of Digital ICs,\u201d in European Conf. on Design Automation, 1996, pp. 450-455.","key":"5138457_CR4","DOI":"10.1109\/EURDAC.1996.558242"},{"doi-asserted-by":"crossref","unstructured":"F. Celeiro, L. Dias, J. Ferreira, M.B. Santos, and J.P. Teixeira, \u201cDefect-Oriented IC Test and Diagnosis Using VHDL Fault Simulation,\u201d in Int'l Test Conf., 1996, pp. 620-628.","key":"5138457_CR5","DOI":"10.1109\/TEST.1996.557119"},{"unstructured":"W. Chen, S. Gupta, and M. Breuer, \u201cTest Generation for Crosstalk-Induced Faults: Framework and Combinational Results,\u201d Asian Test Symp., 2000, pp. 305-310.","key":"5138457_CR6"},{"doi-asserted-by":"crossref","unstructured":"F. Corsi, C. Marzocca, and S. Martino, \u201cAssessing the Quality Level of Digital CMOS IC's under the Hypothesis of Non-Uniform Distribution of Fault Probabilities,\u201d in European Design & Test Conf., 1996, pp. 72-78.","key":"5138457_CR7","DOI":"10.1109\/EDTC.1996.494130"},{"doi-asserted-by":"crossref","unstructured":"P. Dahlgren and P. Liden, \u201cAFault Model for Switch-Level Simulation of Gate-to-Drain Shorts,\u201d VLSI Test Symp., 1996, pp. 414-421.","key":"5138457_CR8","DOI":"10.1109\/VTEST.1996.510887"},{"unstructured":"J.P. de Gyvez and J.A.G. Jess, \u201cOn the Definition of Critical Areas for IC Photolitographic Spot Defects,\u201d in European Test Conf., 1989, pp. 152-158.","key":"5138457_CR9"},{"doi-asserted-by":"crossref","unstructured":"C. Di and J. Jess, \u201cOn Accurate Modeling and Efficient Simulation of CMOS Opens,\u201d in Int'l Test Conf., 1993, pp. 875-882.","key":"5138457_CR10","DOI":"10.1109\/TEST.1993.470613"},{"issue":"9","key":"5138457_CR11","doi-asserted-by":"crossref","first-page":"1071","DOI":"10.1109\/43.536713","volume":"15","author":"C. Di","year":"1996","unstructured":"C. Di and J.A. Jess, \u201cAn Efficient CMOS Bridging Fault Simulator: With SPICE Accuracy,\u201d IEEE Trans. on CAD, vol. 15, no. 9, pp. 1071-1080, 1996.","journal-title":"IEEE Trans. on CAD"},{"doi-asserted-by":"crossref","unstructured":"M. Favalli, P. Olivo, and B. Ricco, \u201cA Probabilistic Fault Model for Analog Faults,\u201d in European Conf. on Design Automation, 1991, pp. 85-88.","key":"5138457_CR12","DOI":"10.1109\/EDAC.1991.206365"},{"issue":"11","key":"5138457_CR13","doi-asserted-by":"crossref","first-page":"1459","DOI":"10.1109\/43.177408","volume":"11","author":"M. Favalli","year":"1992","unstructured":"M. Favalli, P. Olivo, and B. Ricc\u00f2, \u201cA Probabilistic Fault Model for \u201cAnalog\u201d Faults in Digital CMOS Circuits,\u201d IEEE Trans. on CAD, vol. 11, no. 11, pp. 1459-1462, 1992.","journal-title":"IEEE Trans. on CAD"},{"doi-asserted-by":"crossref","unstructured":"F.J. Ferguson and J. Shen, \u201cExtraction and Simulation of Realistic CMOS Faults Using Inductive Fault Analysis,\u201d in Int'l Test Conf., 1998, pp. 475-484.","key":"5138457_CR14","DOI":"10.1109\/TEST.1988.207759"},{"doi-asserted-by":"crossref","unstructured":"G. Greenstein and J. Patel, \u201cE-PROOFS: A CMOS Bridging Fault Simulator,\u201d in Int'l Conf. on CAD, 1992, pp. 268-271.","key":"5138457_CR15","DOI":"10.1109\/ICCAD.1992.279362"},{"doi-asserted-by":"crossref","unstructured":"E. Jenn, J. Arlat, M. Rimen, J. Ohlsson, and J. Karlsson, \u201cFault Injection into VHDL Models: The MEFISTO Tool,\u201d Int'l Symp. on Fault-Tolerant Comp., 1994, pp. 66-75.","key":"5138457_CR16","DOI":"10.1109\/FTCS.1994.315656"},{"issue":"2","key":"5138457_CR17","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1109\/12.364533","volume":"44","author":"W. Ke","year":"1995","unstructured":"W. Ke and P. Menon, \u201cSynthesis of Delay-Verifiable Combinational Circuits,\u201d IEEE Trans. on Comp., vol. 44, no. 2, pp. 213-222, 1995.","journal-title":"IEEE Trans. on Comp."},{"doi-asserted-by":"crossref","unstructured":"J. Khare and W. Maly, \u201cInductive Contamination Analysis (ICA) with SRAM Application,\u201d in Int'l Test Conf., 1995, pp. 552-560.","key":"5138457_CR18","DOI":"10.1109\/TEST.1995.529883"},{"doi-asserted-by":"crossref","unstructured":"J. Khare and W. Maly, From Contamination to Defects, Faults and Yield Loss, Kluwer Academic Publisher, 1996.","key":"5138457_CR19","DOI":"10.1007\/978-1-4613-1377-9"},{"doi-asserted-by":"crossref","unstructured":"J. Khare, W. Maly, and N. Tiday, \u201cFault Characterization of Standard Cell Libraries Using Inductive Contamination Analysis (ICA),\u201d in VLSI Test Symp., 1996, pp. 405-413.","key":"5138457_CR20","DOI":"10.1109\/VTEST.1996.510886"},{"doi-asserted-by":"crossref","unstructured":"R. Kundu and R.D. Blanton, \u201cIdentification of Crosstalk Switch Failures in Domino CMOS Circuits,\u201d in Int'l Test Conf., 2000, pp. 502-509.","key":"5138457_CR21","DOI":"10.1109\/TEST.2000.894243"},{"unstructured":"A. Lechner, M. Burbidge, A. Richardson, and B. Hermes, \u201c3DB Challenge for DfT, DfM, DOT & BIST Integration Into Analogue and Mixed Signal ICs,\u201d in Latin American TestWorkshop, 2001, pp. 194-199.","key":"5138457_CR22"},{"doi-asserted-by":"crossref","unstructured":"U. Mahlstedt and J. Alt, \u201cSimulation of Non-Classical Faults on the Gate Level-The Fault Simulator COMSIM,\u201d in Int'l Test Conf., 1993, pp. 883-892.","key":"5138457_CR23","DOI":"10.1109\/TEST.1993.470612"},{"doi-asserted-by":"crossref","unstructured":"W. Maly, \u201cRealistic Fault Modeling for VLSI Testing,\u201d in Design Automation Conf., 1987, pp. 173-180.","key":"5138457_CR24","DOI":"10.1145\/37888.37914"},{"unstructured":"W. Maly, B. Trifilo, R. Hughes, and A. Miller, \u201cYield Diagnosis Through Interpretation of Tester Data,\u201d in Int'l Test Conf., 1987, pp. 10-20.","key":"5138457_CR25"},{"doi-asserted-by":"crossref","unstructured":"P. Maxwell and R. Aitken, \u201cBiased Voting: A Method for Simulating CMOS Bridging Faults in the Presence of Variable Gate Logic Thresholds,\u201d in Int'l Test Conf., 1993, pp. 63-72.","key":"5138457_CR26","DOI":"10.1109\/TEST.1993.470717"},{"doi-asserted-by":"crossref","unstructured":"P. Maxwell, R. Aitken, and L. Huisman, \u201cThe Effect on Quality of Non-Uniform Fault Coverage and Fault Probability,\u201d in Int'l Test Conf., 1994, pp. 739-746.","key":"5138457_CR27","DOI":"10.1109\/TEST.1994.528020"},{"doi-asserted-by":"crossref","unstructured":"S. Millman and S.J. Garvey, \u201cAn Accurate Bridging Fault Test Pattern Generator,\u201d in Int'l Test Conf., 1991, pp. 411-418.","key":"5138457_CR28","DOI":"10.1109\/TEST.1991.519701"},{"doi-asserted-by":"crossref","unstructured":"S. Millman, E. McCluskey, and J. Acken, \u201cDiagnosing CMOS Bridging Faults with Stuck-At Fault Dictionaries,\u201d in Int'l Test Conf., 1990, pp. 860-870.","key":"5138457_CR29","DOI":"10.1109\/TEST.1990.114104"},{"doi-asserted-by":"crossref","unstructured":"I. Polian, P. Engelke, and B. Becker, \u201cEfficient Bridging Fault Simulation of Sequential Circuits Based on Multi-Valued Logics,\u201d in Int'l Symp. on Multi-Valued Logic, 2002, pp. 216-222.","key":"5138457_CR30","DOI":"10.1109\/ISMVL.2002.1011092"},{"doi-asserted-by":"crossref","unstructured":"M.B. Santos and J.P. Teixeira, \u201cDefect-Oriented Mixed-Level Fault Simulation of Digital Systems-on-a-Chip Using HDL,\u201d in Design, Automation and Test in Europe, 1999.","key":"5138457_CR31","DOI":"10.1145\/307418.307562"},{"unstructured":"J. Segal and D. Lepeljan, \u201cTheValue of Electrical Bitmap Results forYield Learning and Failure Analysis,\u201d in Latin American Test Workshop, 2001, pp. 260-265.","key":"5138457_CR32"},{"doi-asserted-by":"crossref","unstructured":"G. Spiegel and A. Stroele, \u201cAUnified Approach to the Extraction of Realistic Multiple Bridging and Break Faults,\u201d in European Conf. on Design Automation, 1995, pp. 184-189.","key":"5138457_CR33","DOI":"10.1109\/EURDAC.1995.527406"},{"key":"5138457_CR34","doi-asserted-by":"crossref","first-page":"549","DOI":"10.1147\/rd.276.0549","volume":"27","author":"C. Stapper","year":"1983","unstructured":"C. Stapper, \u201cModeling of Integrated Circuit Defect Sensitivities,\u201d IBM J. Res. and Develop., vol. 27, pp. 549-557, 1983.","journal-title":"IBM J. Res. and Develop."},{"doi-asserted-by":"crossref","unstructured":"O. Stern and H. Wunderlich, \u201cSimulation Results of an Efficient Defect Analysis Procedure,\u201d in Int'l Test Conf., 1994, pp. 729-738.","key":"5138457_CR35","DOI":"10.1109\/TEST.1994.528019"},{"doi-asserted-by":"crossref","unstructured":"C. Strolenberg, \u201cStay Away from Minimum Design-Rule Values,\u201d Design, Automation and Test in Europe, 2000, pp. 71-72.","key":"5138457_CR36","DOI":"10.1109\/DATE.2000.840019"},{"doi-asserted-by":"crossref","unstructured":"S. Zachariah and S. Chakravarty, \u201cA Scalable and Efficient Methodology to Extract Two Node Bridges from Large Industrial Circuits,\u201d in Int'l Test Conf., 2000, pp. 750-759.","key":"5138457_CR37","DOI":"10.1109\/TEST.2000.894271"},{"doi-asserted-by":"crossref","unstructured":"S. Zachariah, S. Chakravarty, and C. Roth, \u201cA Novel Algorithm to Extract Two-Node Bridges,\u201d in Design Automation Conf., 2000, pp. 790-793.","key":"5138457_CR38","DOI":"10.1145\/337292.337780"},{"doi-asserted-by":"crossref","unstructured":"Y. Zhao and S. Dey, \u201cAnalysis of Interconnect Crosstalk Defect Coverage of Test Sets,\u201d in Int'l Test Conf., 2000, pp. 492-501.","key":"5138457_CR39","DOI":"10.1109\/TEST.2000.894242"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1024635824944.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1024635824944\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1024635824944.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:06:33Z","timestamp":1749204393000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1024635824944"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,8]]},"references-count":39,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2003,8]]}},"alternative-id":["5138457"],"URL":"https:\/\/doi.org\/10.1023\/a:1024635824944","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2003,8]]}}}