{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:40:08Z","timestamp":1749206408974,"version":"3.41.0"},"reference-count":17,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2003,8,1]],"date-time":"2003-08-01T00:00:00Z","timestamp":1059696000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2003,8,1]],"date-time":"2003-08-01T00:00:00Z","timestamp":1059696000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[2003,8]]},"DOI":"10.1023\/a:1024683708105","type":"journal-article","created":{"date-parts":[[2003,9,15]],"date-time":"2003-09-15T21:37:08Z","timestamp":1063661828000},"page":"377-386","source":"Crossref","is-referenced-by-count":17,"title":["Modeling the Random Parameters Effects in a Non-Split Model of Gate Oxide Short"],"prefix":"10.1007","volume":"19","author":[{"given":"M.","family":"Renovell","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.M.","family":"Galli\u00e8re","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Aza\u00efs","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Bertrand","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"5138456_CR1","unstructured":"V. Champac, R. Rodriguez-Montanes, J. Segura, J. Figueras, and J. Rubio, \u201cFault Modeling of Gate Oxide Short, Floating Gate & Bridging Failures in CMOS Circuits,\u201d in Europ. Test Conf., 1991, pp. 143-148."},{"key":"5138456_CR2","unstructured":"H. Hao and E.J. McCluskey, \u201cOn the Modeling and Testing of Gate Oxide Shorts in CMOS Logic Gates,\u201d Int. Work. on Defect and Fault Tolerance on VLSI Systems, pp. 161-174, 1991."},{"key":"5138456_CR3","doi-asserted-by":"crossref","first-page":"1510","DOI":"10.1109\/12.260643","volume":"42","author":"H. Hao","year":"1993","unstructured":"H. Hao and E.J. McCluskey, \u201cAnalysis of Gate Oxide Shorts in CMOS Circuits,\u201d Trans. on Computers, vol. 42, pp. 1510-1516, 1993.","journal-title":"Trans. on Computers"},{"key":"5138456_CR4","unstructured":"C.F. Hawkins and J.M. Soden, \u201cElectrical Characteristics and Testing Considerations for Gate Oxide Shorts in CMOS ICs,\u201d in Int. Test Conf., 1985, pp. 544-555."},{"key":"5138456_CR5","unstructured":"C.F. Hawkins and J.M. Soden, \u201cReliability and Electrical Properties of Gate Oxide Shorts in CMOS ICs,\u201d in Int. Test Conf., 1986, pp. 443-451."},{"key":"5138456_CR6","unstructured":"M. Renovell, J.M. Galli\u00e8re, F. Aza\u00efs, and Y. Bertrand, \u201cA Complete Analysis of the Voltage Behaviour of MOS Transistor with Gate Oxide Short,\u201d Defect-Based TestingWork., pp. 5-10, 2001."},{"key":"5138456_CR7","unstructured":"M. Renovell, J.M. Galli\u00e8re, F. Aza\u00efs, and Y. Bertrand, \u201cAnalysing the Characteristics of MOS Transistors in the Presence of Gate Oxide Short,\u201d Design & Diag. of Electr. Circuits and Syst., pp. 155-161, 2001."},{"key":"5138456_CR8","doi-asserted-by":"crossref","unstructured":"M. Renovell, J.M. Galli\u00e8re, F. Aza\u00efs, and Y. Bertrand, \u201cBoolean and Current Detection of MOS Transistor with Gate Oxide Short,\u201d in Int. Test Conf., 2001, pp. 1039-1048.","DOI":"10.1109\/TEST.2001.966730"},{"key":"5138456_CR9","doi-asserted-by":"crossref","unstructured":"R. Rodriguez-Montanes, J. Segura, V. Champac, J. Figueras, and J. Rubio, \u201cCurrent vs. Logic Testing of Gate Oxide Short, Floating Gate and Bridging Failures,\u201d in Int. Test Conf., 1991, pp. 510-519.","DOI":"10.1109\/TEST.1991.519713"},{"key":"5138456_CR10","doi-asserted-by":"crossref","unstructured":"J. Segura, C. De Benito, A. Rubio, and C.F. Hawkins, \u201cA Detailed Analysis of GOS Defects in MOS Transistors: Testing Implications at Circuit Level,\u201d in Int. Test Conf., 1995, pp. 544-551.","DOI":"10.1109\/TEST.1995.529882"},{"key":"5138456_CR11","doi-asserted-by":"crossref","unstructured":"J. Segura, C. DeBenito, A. Rubio, and C.F. Hawkins, \u201cADetailed Analysis and Electrical Modeling of Gate Oxide Shorts in MOS Transistors,\u201d JETTA, no. 8, pp. 229-239, 1996.","DOI":"10.1007\/BF00133386"},{"issue":"11","key":"5138456_CR12","doi-asserted-by":"crossref","first-page":"1509","DOI":"10.1016\/0026-2714(92)90448-T","volume":"32","author":"J. Segura","year":"1992","unstructured":"J. Segura, J. Figueras, and A. Rubio, \u201cApproach to the Analysis of Gate Oxide Shorts in CMOS Digital Circuits,\u201d Microeletron. Reliab., vol. 32, no. 11, pp. 1509-1514, 1992.","journal-title":"Microeletron. Reliab."},{"key":"5138456_CR13","doi-asserted-by":"crossref","unstructured":"J. Segura, A. Rubio, and J. Figueras, \u201cAnalysis and Modeling of MOS Devices with Gate Oxide Short Failures,\u201d in Int. Symp. Circuits and Syst., 1991, pp. 2164-2167.","DOI":"10.1109\/ISCAS.1991.176718"},{"key":"5138456_CR14","doi-asserted-by":"crossref","unstructured":"J.M. Soden and C.F. Hawkins, \u201cTest Considerations for Gate Oxide Shorts in CMOS ICs,\u201d Design & Test of Computers, pp. 56-64, 1986.","DOI":"10.1109\/MDT.1986.294977"},{"key":"5138456_CR15","doi-asserted-by":"crossref","unstructured":"S.I. Syed and D.M. Wu, \u201cDefect Analysis, Test Generation and Fault Simulation for Gate Oxide Shorts in CMOS ICs,\u201d in Int. Symp. Circuits and Syst., 1990, pp. 2705-2707.","DOI":"10.1109\/ISCAS.1990.112567"},{"key":"5138456_CR16","unstructured":"M. Syrzycki, \u201cModeling of Spot Defects in MOS Transistors,\u201d in Int. Test Conf., 1987, pp. 148-157."},{"key":"5138456_CR17","doi-asserted-by":"crossref","first-page":"193","DOI":"10.1109\/43.21839","volume":"8","author":"M. Syrzycki","year":"1989","unstructured":"M. Syrzycki, \u201cModeling of Gate Oxide Shorts in MOS Transistors,\u201d Trans. on Computer-Aided Design, vol. 8, pp. 193-202, 1989.","journal-title":"Trans. on Computer-Aided Design"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1024683708105.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1024683708105\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1024683708105.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:10:13Z","timestamp":1749204613000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1024683708105"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,8]]},"references-count":17,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2003,8]]}},"alternative-id":["5138456"],"URL":"https:\/\/doi.org\/10.1023\/a:1024683708105","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2003,8]]}}}