{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T01:24:01Z","timestamp":1755221041111,"version":"3.43.0"},"reference-count":19,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2003,11,1]],"date-time":"2003-11-01T00:00:00Z","timestamp":1067644800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2003,11,1]],"date-time":"2003-11-01T00:00:00Z","timestamp":1067644800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["The Journal of Supercomputing"],"published-print":{"date-parts":[[2003,11]]},"DOI":"10.1023\/a:1025694914489","type":"journal-article","created":{"date-parts":[[2003,9,23]],"date-time":"2003-09-23T18:47:08Z","timestamp":1064342828000},"page":"239-257","source":"Crossref","is-referenced-by-count":5,"title":["Context Switching in a Run-Time Reconfigurable System"],"prefix":"10.1007","volume":"26","author":[{"given":"Kiran","family":"Puttegowda","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David I.","family":"Lehn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jae H.","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Athanas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Jones","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"5144096_CR1","unstructured":"Xilinx Inc. The Programmable Logic Data Book, San Jose, CA, 1999."},{"key":"5144096_CR2","unstructured":"Xilinx, Inc. XC6200 Advance product information, 1996."},{"key":"5144096_CR3","doi-asserted-by":"crossref","unstructured":"G. Brebner. A virtual hardware operating system for the Xilinx XC6200. In Proceedings of 6th International Workshop on Field Programmable Logic and Applications, pp. 327\u2013336. Springer, 1996.","DOI":"10.1007\/3-540-61730-2_35"},{"key":"5144096_CR4","doi-asserted-by":"crossref","unstructured":"X.-P. Ling and H. Amano. WASMII: A data driven computer on a virtual hardware. In Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1993.","DOI":"10.1007\/3-540-56891-3_49"},{"key":"5144096_CR5","unstructured":"Y. Shibata, M. Uno, H. Amano, K. Furuta, T. Fujii, and M. Motomura. A virtual hardware system on a dynamically reconfigurable logic device. In Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines, April 2000."},{"key":"5144096_CR6","doi-asserted-by":"crossref","unstructured":"A. DeHon. DPGA utilization and application. In MIT Artificial Intelligence Laboratory, Transit Note 129, September 1995.","DOI":"10.1109\/FPGA.1996.242438"},{"key":"5144096_CR7","doi-asserted-by":"crossref","unstructured":"A. DeHon. DPGA-coupled microprocessors: Commodity ICs for the early 21st century. In Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pp. 31\u201339, 1994.","DOI":"10.1109\/FPGA.1994.315596"},{"key":"5144096_CR8","unstructured":"Xilinx. Time multiplexed programmable logic device. Patent no. 5646545, July 1997."},{"key":"5144096_CR9","unstructured":"Xilinx. Configuration modes for a time multiplexed programmable logic device. Patent no. 5600263, February 1997."},{"key":"5144096_CR10","unstructured":"S. Trimberger, D. Carberry, A. Johnson, and J. Wong. A time-multiplexed FPGA. In Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines, April 1997."},{"key":"5144096_CR11","unstructured":"Chameleon Systems, Inc. CS2000 reconfigurable processor. CS2000 Advance product information, 2000."},{"key":"5144096_CR12","unstructured":"S. M. Scalera and J. R. V\u00e1zquez. The design and implementation of a context switching FPGA. In Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines, April 1998."},{"key":"5144096_CR13","volume-title":"Application framework for a context switching runtime reconfigurable system","author":"D. I. Lehn","year":"2002","unstructured":"D. I. Lehn. Application framework for a context switching runtime reconfigurable system. M.S. thesis, Virginia Polytechnic Institute and State University, Blacksburg, Virginia USA, April 2002."},{"key":"5144096_CR14","doi-asserted-by":"crossref","unstructured":"M. Jones, L. Scharf, J. Scott, C. Twaddle, M. Yaconis, K. Yao, P. Athanas, and B. Schott. Implementing an API for distributed adaptive computing systems. In Proceedings of the IEEE International Conference on Communications, pp. 222\u2013230, April 1999.","DOI":"10.1109\/FPGA.1999.803684"},{"key":"5144096_CR15","volume-title":"Architecture-Independent Design for Run-Time Reconfigurable Custom Computing Machines","author":"R. D. Hudson","year":"2000","unstructured":"R. D. Hudson. Architecture-Independent Design for Run-Time Reconfigurable Custom Computing Machines, Ph.D. thesis, Virginia Polytechnic Institute and State University, Blacksburg, Virginia USA, August 2000."},{"key":"5144096_CR16","doi-asserted-by":"crossref","unstructured":"R. D. Hudson, D. I. Lehn, and P. M. Athanas. A run-time reconfigurable engine for image interpolation. In Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 88\u201395, April 1998.","DOI":"10.1109\/FPGA.1998.707886"},{"key":"5144096_CR17","unstructured":"N. Vaswani and R. Chellappa. Best view selection and compression of moving objects in IR sequences. In Proceedings of International Conference on Acoustics, Speech, and Signal Processing Proceedings, Salt Lake City, Utah, 2001."},{"key":"5144096_CR18","unstructured":"Deutsches Museum. Enigma encryption machine. http:\/\/www.deutsches-museumbonn.de\/ausstellungen\/meisterwerke\/2_3enigma\/ enigma_e.html."},{"key":"5144096_CR19","unstructured":"M. Bolotski, A. DeHon, and T. Knight. Unifying FPGAs and SIMD Arrays. In Proceedings of the 1994 IEEE Workshop on Field Programmable Gate Arrays, IEEE Computer Society Press, Napa California, February 1994."}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1025694914489.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1025694914489\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1025694914489.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,8]],"date-time":"2025-08-08T05:55:52Z","timestamp":1754632552000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1025694914489"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,11]]},"references-count":19,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2003,11]]}},"alternative-id":["5144096"],"URL":"https:\/\/doi.org\/10.1023\/a:1025694914489","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"type":"print","value":"0920-8542"},{"type":"electronic","value":"1573-0484"}],"subject":[],"published":{"date-parts":[[2003,11]]}}}