{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T01:56:34Z","timestamp":1755222994190,"version":"3.43.0"},"reference-count":40,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2000,11,1]],"date-time":"2000-11-01T00:00:00Z","timestamp":973036800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2000,11,1]],"date-time":"2000-11-01T00:00:00Z","timestamp":973036800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology"],"published-print":{"date-parts":[[2000,11]]},"DOI":"10.1023\/a:1026545832742","type":"journal-article","created":{"date-parts":[[2003,11,6]],"date-time":"2003-11-06T12:11:16Z","timestamp":1068120676000},"page":"291-317","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A Specification Refinement Methodology for Power Efficient Partitioning of Data-Dominated Algorithms Within Performance Constraints"],"prefix":"10.1007","volume":"26","author":[{"given":"K.","family":"Masselos","sequence":"first","affiliation":[]},{"given":"K.","family":"Danckaert","sequence":"additional","affiliation":[]},{"given":"F.","family":"Catthoor","sequence":"additional","affiliation":[]},{"given":"N.","family":"Zervas","sequence":"additional","affiliation":[]},{"given":"C.E.","family":"Goutis","sequence":"additional","affiliation":[]},{"given":"H.","family":"De Man","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2000,11,1]]},"reference":[{"key":"276573_CR1","volume-title":"Low Power Design Methodologies","author":"J.M. Rabaey","year":"1995","unstructured":"J.M. Rabaey and M. Pedram, Low Power Design Methodologies, Boston: Kluwer Academic Publishers, 1995."},{"issue":"4","key":"276573_CR2","doi-asserted-by":"publisher","first-page":"478","DOI":"10.1109\/4.210031","volume":"28","author":"T. Seki","year":"1993","unstructured":"T. Seki, E. Itoh, C. Furukawa, I. Maeno, T. Ozawa, H. Sano, and N. Suzuki, \u201cA 6-ns 1-Mb CMOS SRAM with Latched Sense Amplifier,\u201d IEEE Journal of Solid State Circuits, vol. 28, no.4, 1993, pp. 478\u2013483.","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"276573_CR3","doi-asserted-by":"crossref","unstructured":"S. Wuytack, F. Catthoor, L. Nachtergaele, and H. De Man, \u201cPower Exploration for Data DominatedVideo Applications,\u201d in Proc. IEEE Intnl. Symposium on Low Power Design, Monterey, CA, Aug. 1996, pp. 359\u2013364.","DOI":"10.1109\/LPE.1996.547539"},{"issue":"2","key":"276573_CR4","doi-asserted-by":"publisher","first-page":"319","DOI":"10.1109\/5.52215","volume":"78","author":"H. De Man","year":"1990","unstructured":"H. De Man, F. Catthoor, G. Goosens, J. Vanhoof, J. Van Meerbergen, S. Note, and J. Huisken, \u201cArchitecture-Driven Synthesis Techniques for VLSI Implementation of DSP Algorithms,\u201d in Proc. of the IEEE, special issue on \u201cThe Future of Computer-Aided Design,\u201d vol. 78, no.2, 1990, pp. 319\u2013335.","journal-title":"Proc. of the IEEE"},{"key":"276573_CR5","unstructured":"P. Lippens, J. Van Meerbergen, W. Verhaegh, and A. Van Der Werf, \u201cAllocation of Multiport Memories for Hierarchical Data Streams,\u201d Proc. IEEE Intnl. Conference on Computer-Aided Design, Santa Clara, CA, Nov. 1993."},{"issue":"4","key":"276573_CR6","doi-asserted-by":"publisher","first-page":"659","DOI":"10.1109\/5.371972","volume":"83","author":"T.H. Meng","year":"1995","unstructured":"T.H. Meng, B. Gordon, E. Tsern, and A. Hung, \u201cPortable Videoon-Demand in Wireless Communication,\u201d special issue on \u201cLow Power Design,\u201d Proceedings of the IEEE, vol. 83, no.4, 1995, pp. 659\u2013680.","journal-title":"Proceedings of the IEEE"},{"issue":"4","key":"276573_CR7","doi-asserted-by":"publisher","first-page":"437","DOI":"10.1109\/92.335012","volume":"2","author":"V. Tiwari","year":"1994","unstructured":"V. Tiwari, S. Malik, and A. Wolfe, \u201cPower Analysis of Embedded Software: A First Step Towards Software Power Minimization,\u201d IEEE Trans. on VLSI Systems, vol. 2, no.4, 1994, pp. 437\u2013445.","journal-title":"IEEE Trans. on VLSI Systems"},{"issue":"2","key":"276573_CR8","doi-asserted-by":"publisher","first-page":"211","DOI":"10.1109\/5.214548","volume":"81","author":"U. Banerjee","year":"1993","unstructured":"U. Banerjee, R. Eigenmann, A. Nicolau, and D. Padua, \u201cAutomatic Program Parallelisation,\u201d Proceedings of the IEEE, invited paper, vol. 81, no.2, 1993, pp. 211\u2013243.","journal-title":"Proceedings of the IEEE"},{"issue":"8","key":"276573_CR9","doi-asserted-by":"publisher","first-page":"991","DOI":"10.1109\/12.2249","volume":"37","author":"C. Polychronopoulos","year":"1988","unstructured":"C. Polychronopoulos, \u201cCompiler Optimizations for Enhancing Parallelism and Their Impact on Architecture Design,\u201d IEEE Transactions on Computers, vol. 37, no.8, 1988, pp. 991\u20131004.","journal-title":"IEEE Transactions on Computers"},{"key":"276573_CR10","unstructured":"J.A.J. Leijten, J.L. Van Meerbergen, A.H. Timmer, and J.A.G. Jess, \u201cStream Communication Between Real-Time Tasks in a High-Performance Multiprocessor,\u201d in Proceedings of DATE'98."},{"key":"276573_CR11","doi-asserted-by":"crossref","unstructured":"K. Danckaert, F. Catthoor, and H. De Man, \u201cSystem-Level Memory Management for Weakly Parallel Image Processing,\u201d in EuroPar Conference, Lyon, Aug. 1996.","DOI":"10.1007\/BFb0024705"},{"key":"276573_CR12","doi-asserted-by":"crossref","unstructured":"D. Gajski and F. Vahid, \u201cSpecification and Design of Embedded Hardware-Software Systems,\u201d IEEE Design and Test of Computers, (Spring) 1995, pp. 53\u201367.","DOI":"10.1109\/54.350695"},{"key":"276573_CR13","doi-asserted-by":"crossref","unstructured":"C. Passerone, L. Lavagno, M. Chiodo, and A. Sangiovanni-Vincentelli, \u201cFast Hardware\/Software Co-Simulation for Virtual Prototyping and Trade-Off Analysis,\u201d in Proceedings of Design Automation Conference 1997 (DAC'97), Anaheim, California.","DOI":"10.1145\/266021.266177"},{"key":"276573_CR14","doi-asserted-by":"crossref","unstructured":"K. Hines and G. Borriello, \u201cDynamic Communication Models in Embedded System Co-Simulation,\u201d in Proceedings of Design Automation Conference 1997 (DAC'97), Anaheim, California.","DOI":"10.1145\/266021.266178"},{"issue":"3","key":"276573_CR15","doi-asserted-by":"publisher","first-page":"366","DOI":"10.1109\/5.558710","volume":"85","author":"S. Edwards","year":"1997","unstructured":"S. Edwards, L. Lavagno, E. Lee, and A. Sangiovanni-Vincentelli, \u201cDesign of Embedded Systems: Formal Models, Validation, and Synthesis,\u201d in Proceedings of the IEEE, 1997, vol. 85, no.3, pp. 366\u2013389.","journal-title":"Proceedings of the IEEE"},{"issue":"5","key":"276573_CR16","doi-asserted-by":"publisher","first-page":"584","DOI":"10.1109\/82.673640","volume":"45","author":"Baganne","year":"1998","unstructured":"Baganne, J-L. Philippe, and E. Martin, \u201cA Formal Technique for Hardware Interface Design,\u201d IEEE Transactions on Circuits and Systems II, vol. 45, no.5, 1998, pp. 584\u2013591.","journal-title":"IEEE Transactions on Circuits and Systems II"},{"issue":"1","key":"276573_CR17","doi-asserted-by":"publisher","first-page":"136","DOI":"10.1109\/92.555993","volume":"5","author":"J-M. Daveau","year":"1997","unstructured":"J-M. Daveau, G. Fernandes Marchioro, T. Ben-Ismail, and A.A. Jerraya, \u201cProtocol Selection and Interface Generation for H\/WS\/W Codesign,\u201d IEEE Transactions on VLSI Systems, vol. 5, no.1, 1997, pp. 136\u2013144.","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"276573_CR18","doi-asserted-by":"crossref","unstructured":"R. Passerone, J. Rowson, and A. Sangiovanni-Vincentelli, \u201cAutomatic Synthesis of Interfaces Between Incompatible Protocols,\u201d in Proceedings of Design Automation Conference 1998 (DAC'98), Anaheim, California.","DOI":"10.1145\/277044.277047"},{"issue":"2","key":"276573_CR19","first-page":"126","volume":"2","author":"A. Kalavade","year":"1997","unstructured":"A. Kalavade and E. Lee, \u201cThe Extended Partitioning Problem: Hardware\/Software Mapping, Scheduling, and Implementationbin Selection,\u201d Journal of Design Automation for Embedded Systems, vol. 2, no.2, 1997, pp. 126\u2013163.","journal-title":"Journal of Design Automation for Embedded Systems"},{"key":"276573_CR20","doi-asserted-by":"publisher","first-page":"339","DOI":"10.1023\/A:1008891704121","volume":"2","author":"X. Hu","year":"1997","unstructured":"Xiaobo Hu and J.G. D'Ambrosio, \u201cHardware\/Software Partitioning for Real-Time Embedded Systems,\u201d Journal of Design Automation for Embedded Systems, vol. 2, 1997, pp. 339\u2013358.","journal-title":"Journal of Design Automation for Embedded Systems"},{"issue":"9","key":"276573_CR21","doi-asserted-by":"publisher","first-page":"819","DOI":"10.1109\/43.720318","volume":"17","author":"A. Kalavade","year":"1998","unstructured":"A. Kalavade and P.A. Subrahmanyam, \u201cHardware\/Software Partitioning for Multifunction Systems,\u201d IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 17, no.9, 1998, pp. 819\u2013837.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"276573_CR22","doi-asserted-by":"crossref","unstructured":"S. Agrawal and R. Gupta, \u201cData-Flow Assisted Behavioral Partitioning for Embedded Systems,\u201d in Proceedings of Design Automation Conference 1997 (DAC'97), Anaheim, California.","DOI":"10.1145\/266021.266347"},{"key":"276573_CR23","doi-asserted-by":"crossref","unstructured":"J. Henkel and R. Ernst, \u201cA Hardware\/Software Partitioner Using a Dynamically Determined Granularity,\u201d in Proceedings of Design Automation Conference 1997 (DAC'97), Anaheim, California.","DOI":"10.1145\/266021.266323"},{"key":"276573_CR24","doi-asserted-by":"crossref","unstructured":"M. Schwiegershausen, H. Kropp, and P. Pirsch, \u201cA System Level HW\/SW Partitioning and Optimization Tool,\u201d in Proceedings of IEEE EDAC'96, pp. 120\u2013125.","DOI":"10.1109\/EURDAC.1996.558193"},{"key":"276573_CR25","doi-asserted-by":"crossref","unstructured":"D. Kirovski and M. Potkonjak, \u201cSystem-Level Synthesis of Low-Power Hard Real-Time Systems,\u201d in Proceedings of Design Automation Conference 1997 (DAC'97), Anaheim, California.","DOI":"10.1145\/266021.266325"},{"key":"276573_CR26","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1007\/BF02106821","volume":"11","author":"S. Banerjee","year":"1995","unstructured":"S. Banerjee, P.M. Chau, and R.D. Fellman, \u201cRapid Prototyping Methodology for Multiprocessor Implementation of Digital Signal Processing Systems,\u201d Journal of VLSI Signal Processing, vol. 11, 1995, pp. 21\u201334.","journal-title":"Journal of VLSI Signal Processing"},{"issue":"3","key":"276573_CR27","doi-asserted-by":"publisher","first-page":"433","DOI":"10.1109\/4.557644","volume":"32","author":"R. Mehra","year":"1997","unstructured":"R. Mehra, L.M. Guerra, and J.M. Rabaey, \u201cA Partitioning Scheme for Optimizing Interconnect Power,\u201d IEEE Journal of Solid-State Circuits, vol. 32, no.3, 1997, pp. 433\u2013443.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"276573_CR28","doi-asserted-by":"crossref","unstructured":"K. Danckaert, F. Catthoor, and H. De Man, \u201cSystem Level Memory Optimization for Hardware-Software Co-Design,\u201d in proc. of IEEE International Workshop on Hardware\/Software Co-Design, Braunschweig, Germany, March 1997, pp. 55\u201359.","DOI":"10.1109\/HSC.1997.584579"},{"key":"276573_CR29","unstructured":"P. Landman, Low Power Architectural Design Methodologies, Doctoral Dissertation, U.C. Berkeley, Aug. 1994."},{"key":"276573_CR30","isbn-type":"print","volume-title":"Custom Memory Management Methodology\u2013Exploration of Memory Organisation for Embedded Multimedia System Design","author":"F. Catthoor","year":"1998","unstructured":"F. Catthoor, S. Wuytack, E. De Greef, F. Balasa, L. Nachtergaele, and A. Vandecappelle, Custom Memory Management Methodology\u2013Exploration of Memory Organisation for Embedded Multimedia System Design, Boston: Kluwer Acad. Publ., 1998. ISBN 0-7923-8288-9.","ISBN":"https:\/\/id.crossref.org\/isbn\/0792382889"},{"key":"276573_CR31","doi-asserted-by":"crossref","unstructured":"F. Catthoor, M. Janssen, L. Nachtergaele, and H. De Man, \u201cSystem-Level Data-Flow Transformations for Power Reduction in Image and Video Processing,\u201d in Proc. of ICECS'96, pp. 1025\u20131028.","DOI":"10.1109\/ICECS.1996.584561"},{"key":"276573_CR32","unstructured":"D. Kulkarni and M. Stumm, \u201cLoop and Data Transformations: A Tutorial,\u201d Technical Report CSRI-337, Computer Systems Research Institute, University of Toronto, June 1993."},{"issue":"12","key":"276573_CR33","doi-asserted-by":"publisher","first-page":"84","DOI":"10.1109\/2.546613","volume":"30","author":"M. Hall","year":"1996","unstructured":"M. Hall, J. Anderson, S. Amarasinghe, B. Murphy, S. Liao, E. Bugnion, and M. Lam, \u201cMaximizing Multiprocessor Performance with the SUIF Compiler,\u201d IEEE Computer Magazine, vol. 30, no.12, 1996, pp. 84\u201389.","journal-title":"IEEE Computer Magazine"},{"key":"276573_CR34","unstructured":"J.P. Diguet, S. Wuytack, F. Catthoor, and H. De Man, \u201cHierarchy Exploration in High-Level Memory Management,\u201d in Proc. of the 1997 International Symposium on Low Power Electronics and Design, Monterey, CA, August 18-20."},{"key":"276573_CR35","doi-asserted-by":"crossref","unstructured":"E. De Greef, F. Catthoor, and H. De Man, \u201cMemory Size Reduction Through Storage Order Optimization for Embedded Parallel Multimedia Applications,\u201d Intl. Parallel Processing Symposium (IPPS) in Proc. Workshop on Parallel Processing and Multimedia\u201d, April 1997, pp. 84\u201398.","DOI":"10.1016\/S0167-8191(97)00089-6"},{"key":"276573_CR36","volume-title":"Compilers: Principles, Techniques and Tools","author":"A. Aho","year":"1986","unstructured":"A. Aho, R. Sethi, and J. Ullman, Compilers: Principles, Techniques and Tools, Reading, Massachusetts: Addison-Wesley Publishing Company, 1986."},{"key":"276573_CR37","first-page":"1141","volume-title":"Proc. 4th Eur. Signal Processing Conf., EUSIPCO-88, Grenoble, France","author":"P. Strobach","year":"1988","unstructured":"P. Strobach, \u201cA New Technique in Scene Adaptive Coding,\u201d in Proc. 4th Eur. Signal Processing Conf., EUSIPCO-88, Grenoble, France, Elsevier Publ., Amsterdam, Sept. 1988, pp. 1141\u20131144."},{"issue":"2","key":"276573_CR38","doi-asserted-by":"publisher","first-page":"178","DOI":"10.1109\/12.73588","volume":"40","author":"K. Parhi","year":"1991","unstructured":"K. Parhi and D. Messerschmitt, \u201cStatic Rate-Optimal Scheduling of Iterative Data-FlowPrograms via Optimum Unfolding,\u201d IEEE Trans. on Computers, vol. 40, no.2, 1991, pp. 178\u2013195.","journal-title":"IEEE Trans. on Computers"},{"issue":"12","key":"276573_CR39","doi-asserted-by":"publisher","first-page":"1879","DOI":"10.1109\/5.48830","volume":"77","author":"K. Parhi","year":"1989","unstructured":"K. Parhi, \u201cAlgorithmic Transformation Techniques for Concurrent Processors,\u201d Proc. of the IEEE, vol. 77, no.12, 1989, pp. 1879\u20131895.","journal-title":"Proc. of the IEEE"},{"key":"276573_CR40","doi-asserted-by":"publisher","first-page":"89","DOI":"10.1023\/A:1008011223920","volume":"18","author":"L. Nachtergaele","year":"1998","unstructured":"L. Nachtergaele, D. Moolenaar, B. Vanhoof, and F. Catthoor, \u201cSystem-Level Power Optimization of Video Codecs on Embedded Cores: A Systematic Approach,\u201d Journal of VLSI Signal Processing, vol. 18, 1998, pp. 89\u2013109.","journal-title":"Journal of VLSI Signal Processing"}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1026545832742.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1026545832742\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1026545832742.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,11]],"date-time":"2025-08-11T09:33:58Z","timestamp":1754904838000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1026545832742"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,11]]},"references-count":40,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2000,11]]}},"alternative-id":["276573"],"URL":"https:\/\/doi.org\/10.1023\/a:1026545832742","relation":{},"ISSN":["0922-5773"],"issn-type":[{"type":"print","value":"0922-5773"}],"subject":[],"published":{"date-parts":[[2000,11]]},"assertion":[{"value":"1 November 2000","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}