{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T13:54:13Z","timestamp":1761486853693,"version":"3.41.0"},"reference-count":18,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2002,6,1]],"date-time":"2002-06-01T00:00:00Z","timestamp":1022889600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2002,6,1]],"date-time":"2002-06-01T00:00:00Z","timestamp":1022889600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[2002,6]]},"DOI":"10.1023\/a:1015083105421","type":"journal-article","created":{"date-parts":[[2002,12,28]],"date-time":"2002-12-28T22:07:59Z","timestamp":1041113279000},"page":"285-294","source":"Crossref","is-referenced-by-count":3,"title":["Design and Test of a Certifiable ASIC for a Safety-Critical Gas Burner Control System"],"prefix":"10.1007","volume":"18","author":[{"given":"F.M.","family":"Gon\u00e7alves","sequence":"first","affiliation":[]},{"given":"M.B.","family":"Santos","sequence":"additional","affiliation":[]},{"given":"I.C.","family":"Teixeira","sequence":"additional","affiliation":[]},{"given":"J.P.","family":"Teixeira","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"399310_CR1","unstructured":"M.L. Bushnell and V.D. Agrawal, Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits, Kluwer Academic Publishers, 2000."},{"key":"399310_CR2","unstructured":"European Committee for Standardization, \u201cEN298\u2014Automatic Gas Burner Control Systems for Gas Burners and Gas Burning Appliances with or without Fans,\u201d October 1993."},{"key":"399310_CR3","doi-asserted-by":"crossref","unstructured":"H. Fujiwara, Logic Testing and Design for Testability,MIT Press Series in Comp. Systems, 1985.","DOI":"10.7551\/mitpress\/4317.001.0001"},{"issue":"1\/2","key":"399310_CR4","doi-asserted-by":"crossref","first-page":"41","DOI":"10.1023\/A:1008351310657","volume":"15","author":"F.M. Goncalves","year":"1999","unstructured":"F.M. Goncalves and J.P. Teixeira, \u201cDefect-Oriented Sampling of Non-Equally Probable Faults in VLSI Systems,\u201d Journal of Electronic Testing, Theory and Application (JETTA), vol. 15, no. 1\/2, pp. 41\u201352, Aug.\/Oct. 1999.","journal-title":"Journal of Electronic Testing, Theory and Application (JETTA)"},{"key":"399310_CR5","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1525-4","volume-title":"Testing and Reliable Design of CMOS Circuits","author":"N.K. Jha","year":"1990","unstructured":"N.K. Jha and S. Kundu, Testing and Reliable Design of CMOS Circuits, Norwell, MA: Kluwer Academic Publishers, 1990."},{"issue":"6","key":"399310_CR6","doi-asserted-by":"crossref","first-page":"878","DOI":"10.1109\/43.229762","volume":"12","author":"N.K. Jha","year":"1993","unstructured":"N.K. Jha and S.-J. Wang, \u201cDesign and Synthesis of Self-Checking VLSI Circuits,\u201d IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 12, no. 6, pp. 878\u2013887, June 1993.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"399310_CR7","doi-asserted-by":"crossref","unstructured":"M. Lubaszewski and B. Courtois, \u201cReliable Fail-Safe Systems,\u201d in Proc. Asian Test Symp. (ATS), 1993, pp. 32\u201337.","DOI":"10.1109\/ATS.1993.398775"},{"key":"399310_CR8","doi-asserted-by":"crossref","unstructured":"E.J. McCluskey and Ch.-W. Tseng, \u201cStuck-Fault Tests vs. Actual Defects,\u201d in Proc. Int. Test Conf. (ITC), 2000, pp. 336\u2013343.","DOI":"10.1109\/TEST.2000.894222"},{"key":"399310_CR9","doi-asserted-by":"crossref","unstructured":"C. Metra, M. Favalli, P. Olivo, and B. Ricco, \u201cDesign of CMOS Checkers with Improved Testability of Bridging and Transistor Stuck-on Faults,\u201d Journal of Electronic Testing: Theory and Applications (JETTA), vol. 6, pp. 7\u201322, Feb. 1995.","DOI":"10.1007\/BF00993127"},{"key":"399310_CR10","doi-asserted-by":"crossref","unstructured":"S. Mitra and E.J. McCluskey, \u201cWhich Concurrent Error Detection Scheme to Choose?\u201d in Proc. Int. Test Conf. (ITC), 2000, pp. 985\u2013994.","DOI":"10.1109\/TEST.2000.894311"},{"issue":"5","key":"399310_CR11","doi-asserted-by":"crossref","first-page":"651","DOI":"10.1109\/43.277640","volume":"13","author":"M. Nicolaidis","year":"1994","unstructured":"M. Nicolaidis, \u201cFault Secure PropertyVersus Strongly Code Disjoint Checkers,\u201d IEEE Transactions on Computer-Aided Design (CAD), vol. 13, no. 5, pp. 651\u2013658, May 1994.","journal-title":"IEEE Transactions on Computer-Aided Design (CAD)"},{"key":"399310_CR12","doi-asserted-by":"crossref","unstructured":"M.B. Santos, F.M. Goncalves, I.C. Teixeira, and J.P. Teixeira, \u201cDefect-Oriented Test Quality Assessment Using Fault Sampling and Simulation,\u201d in Proc. Int. Test Conf. (ITC), 1998, pp. 35\u201342.","DOI":"10.1109\/TEST.1998.743134"},{"key":"399310_CR13","doi-asserted-by":"crossref","unstructured":"M.B. Santos, F.M. Goncalves, I.C. Teixeira, and J.P. Teixeira, \u201cDefect-OrientedVerilog Fault Simulation of SoC Macros using a Stratified Fault Sampling Technique,\u201d in Proc. IEEE VLSI Test Symp. (VTS), 1999, pp. 326\u2013332.","DOI":"10.1109\/VTEST.1999.766683"},{"key":"399310_CR14","doi-asserted-by":"crossref","unstructured":"M.B. Santos and J.P. Teixeira, \u201cDefect-Oriented Mixed-Level Fault Simulation of Digital Systems-on-a-Chip Using HDL,\u201d in Proc. Design Automation and Test in Europe (DATE), March 1999, pp. 549\u2013553.","DOI":"10.1109\/DATE.1999.761181"},{"issue":"10","key":"399310_CR15","doi-asserted-by":"crossref","first-page":"1286","DOI":"10.1109\/43.541448","volume":"15","author":"J.J.T. Sousa","year":"1996","unstructured":"J.J.T. Sousa, F.M. Goncalves, J.P. Teixeira, C. Marzocca, F. Corsi, and T.W. Williams, \u201cDefect Level Evaluation in an IC Design Environment,\u201d IEEE Transactions. on Computer-Aided Design (CAD), vol. 15, no. 10, pp. 1286\u20131293, 1996.","journal-title":"IEEE Transactions. on Computer-Aided Design (CAD)"},{"key":"399310_CR16","unstructured":"J.F. Wakerly, Error Detecting Codes, Self-Checking Circuits and Applications, Amsterdam: North-Holland, 1978."},{"key":"399310_CR17","doi-asserted-by":"crossref","unstructured":"L.C. Wang, R. Mercer, and T.W. Williams, \u201cOn the Decline of Testing Efficiency as Fault Coverage Approaches 100%,\u201d in Proc. IEEE VLSI Test Symp. (VTS), 1995, pp. 74\u201383.","DOI":"10.1109\/VTEST.1995.512620"},{"key":"399310_CR18","unstructured":"Ch. Zeng, N. Saxena, and E.J. McCluskey, \u201cFinite State Machine Synthesis with Concurrent Error Detection,\u201d in Proc. Int. Test Conf. (ITC), 1999, pp. 672\u2013679."}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1015083105421.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1015083105421\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1015083105421.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:16:43Z","timestamp":1749205003000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1015083105421"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,6]]},"references-count":18,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2002,6]]}},"alternative-id":["399310"],"URL":"https:\/\/doi.org\/10.1023\/a:1015083105421","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2002,6]]}}}