{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,16]],"date-time":"2026-08-16T23:25:50Z","timestamp":1786922750227,"version":"build-2736575974"},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T00:00:00Z","timestamp":1780531200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0"},{"start":{"date-parts":[[2026,8,17]],"date-time":"2026-08-17T00:00:00Z","timestamp":1786924800000},"content-version":"vor","delay-in-days":74,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0"}],"funder":[{"DOI":"10.13039\/100019904","name":"Vellore Institute of Technology, Chennai","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100019904","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Sci Rep"],"DOI":"10.1038\/s41598-026-55813-1","type":"journal-article","created":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T14:25:13Z","timestamp":1780583113000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Design of a low-power RISC-V based intelligent endoscopy detection processor: EndoRISC-V"],"prefix":"10.1038","volume":"16","author":[{"given":"Amritha","family":"Anand","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Saraswathy","family":"B","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sasipriya","family":"P","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Anita Angeline","family":"A","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2026,6,4]]},"reference":[{"key":"55813_CR1","first-page":"1","volume":"42","author":"E Rezunov","year":"2023","unstructured":"Rezunov, E., Zurstra\u00dfen, N., Reimann, L. M. & Leupers, R. Automatic microarchitecture-aware custom instruction design for RISC-V processors. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 42, 1\u201314 (2023).","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"55813_CR2","doi-asserted-by":"publisher","first-page":"779","DOI":"10.1007\/s11390-023-1266-6","volume":"38","author":"R Li","year":"2023","unstructured":"Li, R., Peng, P., Shao, Z., Jin, H. & Zheng, R. Evaluating RISC-V vector instruction set architecture extension with computer vision workloads. J. Comput. Sci. Technol. 38, 779\u2013797 (2023).","journal-title":"J. Comput. Sci. Technol."},{"key":"55813_CR3","doi-asserted-by":"publisher","DOI":"10.1016\/j.jer.2025.10.002","author":"Q Luo","year":"2025","unstructured":"Luo, Q. & Wu, K. A RISC-V based image acquisition system using CIS for industrial print quality inspection. J. Eng. Res. https:\/\/doi.org\/10.1016\/j.jer.2025.10.002 (2025).","journal-title":"J. Eng. Res."},{"key":"55813_CR4","doi-asserted-by":"publisher","first-page":"917","DOI":"10.1109\/5.503295","volume":"84","author":"P Baglietto","year":"1996","unstructured":"Baglietto, P., Maresca, M., Migliardi, M. & Zingirian, N. Image processing on high performance RISC systems. Proc. IEEE 84, 917\u2013930 (1996).","journal-title":"Proc. IEEE"},{"key":"55813_CR5","doi-asserted-by":"crossref","unstructured":"D\u00f6rflinger, A. A comparative survey of open-source application-class RISC-V processor implementations. In Proc. 18th ACM Int. Conf. Comput. Frontiers (CF \u201921 12\u201320 (2021).","DOI":"10.1145\/3457388.3458657"},{"key":"55813_CR6","doi-asserted-by":"crossref","unstructured":"Gholizadehazari, M., Mahjoori, A. A. & Pedram, H. An FPGA implementation of a RISC-V based SoC system for image processing applications. In Proc. 29th Iranian Conf. Elect. Eng. (ICEE) 1\u20136 (2021).","DOI":"10.1109\/SIU53274.2021.9477998"},{"key":"55813_CR7","doi-asserted-by":"crossref","unstructured":"Liu, J., Huang, Z., Cai, G., Wang, X. & Liu, Y. Custom instruction design for image preprocessing in RISC-V. In Proc. 7th Int. Conf. Artif. Intell. Pattern Recognit. (AIPR \u201924) 649\u2013655 (2024).","DOI":"10.1145\/3703935.3704100"},{"key":"55813_CR8","doi-asserted-by":"crossref","unstructured":"Lima, A. A Heterogeneous Multi-RISCV Architecture for Image Processing and Computer Vision Applications (2024) (Preprint at ResearchGate).","DOI":"10.1109\/ANDESCON61840.2024.10755571"},{"key":"55813_CR9","doi-asserted-by":"crossref","unstructured":"Kumar M, A., Kumar, V., John, D. & Shanker, S. Implementation and analysis of custom instructions on RISC-V for edge-AI applications. In Proc. 14th Int. Symp. Highly Efficient Accelerators Reconfigurable Technol. (HEART) (2023).","DOI":"10.1145\/3665283.3665342"},{"key":"55813_CR10","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/ACCESS.2023.3246491","volume":"11","author":"E Cui","year":"2023","unstructured":"Cui, E., Li, T. & Wei, Q. RISC-V instruction set architecture extensions: A survey. IEEE Access 11, 1\u20131 (2023).","journal-title":"IEEE Access"},{"key":"55813_CR11","volume-title":"Three-stage pipeline RISC-V processor","author":"W Zhang","year":"2023","unstructured":"Zhang, W. et al. Three-stage pipeline RISC-V processor (Tech, 2023)."},{"key":"55813_CR12","doi-asserted-by":"crossref","unstructured":"Chen, T. PipeCIM: A High-Throughput Computing-In-Memory Microprocessor With Nested Pipeline. IEEE Trans. Very Large Scale Integr. (VLSI) Syst (2024).","DOI":"10.1109\/TCSI.2024.3384271"},{"key":"55813_CR13","first-page":"68","volume":"2025","author":"B Satyanarayana","year":"2025","unstructured":"Satyanarayana, B., Madhu, N. & Srinivas, K. Design and Implementation of High-Performance RISC-V Processor with Five Stage Pipeline on FPGA. In Proc. ICSSAS 2025, 68\u201375 (2025).","journal-title":"In Proc. ICSSAS"},{"key":"55813_CR14","first-page":"517","volume":"2024","author":"Y Ben-Asher","year":"2024","unstructured":"Ben-Asher, Y. & Qashqoush, I. An Extended pipeline RISC-V CPU architecture. In Proc. MCSoC 2024, 517\u2013523 (2024).","journal-title":"In Proc. MCSoC"},{"key":"55813_CR15","first-page":"1","volume":"2023","author":"J Saussereau","year":"2023","unstructured":"Saussereau, J., Jego, C., Leroux, C. & Begueret, J.-B. Design and Implementation of a RISC-V core with a Flexible Pipeline for Design Space Exploration. In Proc. NewCAS 2023, 1\u20135 (2023).","journal-title":"In Proc. NewCAS"},{"key":"55813_CR16","doi-asserted-by":"crossref","unstructured":"Dao, N., Attwood, A., Healy, B. & Koch, D. FlexBex: A RISC-V with a Reconfigurable Instruction Extension. In Proc. ICFPT 2020 (2020).","DOI":"10.1109\/ICFPT51103.2020.00034"},{"key":"55813_CR17","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/LSSC.2025.3618942","volume":"8","author":"P Mohan","year":"2025","unstructured":"Mohan, P., Das, S. & Mai, K. A RISC-V SoC With Reconfigurable Custom Instructions on a Synthesized eFPGA Fabric in 22 nm FinFET. IEEE Solid-State Circuits Lett. 8, 1\u20131 (2025).","journal-title":"IEEE Solid-State Circuits Lett."},{"key":"55813_CR18","doi-asserted-by":"crossref","unstructured":"Scheipel, T., Angermair, F. & Baunach, M. moreMCU: A Runtime-reconfigurable RISC-V Platform for Sustainable Embedded Systems. In Proc. DSD 2022 (2022).","DOI":"10.1109\/DSD57027.2022.00013"},{"key":"55813_CR19","doi-asserted-by":"crossref","unstructured":"Charaf, N., Kamaleldin, A., Thuemmler, M. & G\u00f6hringer, D. RV-CAP: Enabling Dynamic Partial Reconfiguration for FPGA-Based RISC-V System-on-Chip. In Proc. IPDPSW 2021 (2021).","DOI":"10.1109\/IPDPSW52791.2021.00033"},{"key":"55813_CR20","volume-title":"Developing Custom RISC-V ISA Extensions for General Embedded Image Processing Operations","author":"S Nolting","year":"2023","unstructured":"Nolting, S., Hoyer, I., Utz, A., Kappert, H. & Grau, G. Developing Custom RISC-V ISA Extensions for General Embedded Image Processing Operations (In RISC-V Summit Europe, 2023)."}],"container-title":["Scientific Reports"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.nature.com\/articles\/s41598-026-55813-1","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/www.nature.com\/articles\/s41598-026-55813-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/www.nature.com\/articles\/s41598-026-55813-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,8,16]],"date-time":"2026-08-16T23:12:48Z","timestamp":1786921968000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.nature.com\/articles\/s41598-026-55813-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6,4]]},"references-count":20,"journal-issue":{"issue":"1","published-online":{"date-parts":[[2026,12]]}},"alternative-id":["55813"],"URL":"https:\/\/doi.org\/10.1038\/s41598-026-55813-1","relation":{},"ISSN":["2045-2322"],"issn-type":[{"value":"2045-2322","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,6,4]]},"assertion":[{"value":"5 March 2026","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"27 May 2026","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"4 June 2026","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"The authors declare no competing interests.","order":1,"name":"Ethics","label":"Competing interests","group":{"name":"EthicsHeading","label":"Declarations"}}],"article-number":"25585"}}