{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,11,9]],"date-time":"2026-11-09T07:42:49Z","timestamp":1794210169252,"version":"4.8.0"},"reference-count":54,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2026,7,3]],"date-time":"2026-07-03T00:00:00Z","timestamp":1783036800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"},{"start":{"date-parts":[[2026,10,5]],"date-time":"2026-10-05T00:00:00Z","timestamp":1791158400000},"content-version":"vor","delay-in-days":94,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"funder":[{"name":"Manipal Academy of Higher Education, Manipal","id":[{"id":"https:\/\/ror.org\/02xzytt36","id-type":"ROR","asserted-by":"crossref"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Sci Rep"],"abstract":"<jats:title>Abstract<\/jats:title>\n                  <jats:p>Carbon Nanotube Field-Effect Transistors (CNTFETs) represent a promising post-CMOS technology, yet their adoption in sequential logic remains hindered by device-level non-idealities. This work presents a comprehensive device-to-system evaluation of flip-flop topologies in 32nm CNTFET technology using the Stanford compact model. N-type and p-type CNTFET I-V characteristics are characterized across three chiral vectors, establishing physical design constraints. Screening 25 flip-flop architectures from recent literature identifies that only 11 (44%) maintain functionality in CNTFET, with failure modes attributed to threshold voltage asymmetry, ambipolar conduction, and insufficient drive current. The 11 functional topologies undergo rigorous multi-corner analysis: voltage scaling (0.7\u20131.1 V), chirality variation, data activity dependence, and 200-run Monte Carlo simulations with 10% standard deviation in channel length, oxide thickness, and pitch. System-level validation via a 3-bit shift register confirms cascadability for robust designs while revealing functional failures in three topologies that operated correctly in isolation. Among all candidates, Lin\u2019s FF achieves optimal energy efficiency (0.046 aJ) with robust corner-to-corner operation, while Mishra\u2019s FF demonstrates superior variation tolerance (81.5% Monte Carlo yield). Eight actionable design guidelines are distilled for CNTFET sequential circuits, including prioritization of TSPC architectures, avoidance of ratioed logic, and early chirality-aware validation. This study provides a foundational reference for emerging-technology digital design, demonstrating that careful topology selection enables robust, energy-efficient sequential logic in CNTFET technology despite significant device-level challenges.<\/jats:p>","DOI":"10.1038\/s41598-026-59774-3","type":"journal-article","created":{"date-parts":[[2026,7,3]],"date-time":"2026-07-03T17:47:11Z","timestamp":1783100831000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Topological failure mode taxonomy and variation-aware design space exploration of carbon nanotube field-effect transistor flip-flops under process-induced geometric perturbations"],"prefix":"10.1038","volume":"16","author":[{"given":"M.","family":"Chandana","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Owais Ahmad","family":"Shah","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vakkalakula Bharath","family":"Sreenivasulu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2026,7,3]]},"reference":[{"issue":"1","key":"59774_CR1","doi-asserted-by":"publisher","first-page":"7132642","DOI":"10.1049\/cds2\/7132642","volume":"2025","author":"SH Juveria","year":"2025","unstructured":"Juveria, S. H., Shashank, R., Ajayan, J., Dwivedi, A. K. & Nirmal, D. A review of performance and reliability issues in D flip\u2010flops for future artificial intelligence and Internet of Things applications. IET Circuits Devices Syst. 2025(1), 7132642. https:\/\/doi.org\/10.1049\/cds2\/7132642 (2025).","journal-title":"IET Circuits Devices Syst."},{"key":"59774_CR2","doi-asserted-by":"publisher","DOI":"10.6180\/jase.202307_26(7).0015","author":"OA Shah","year":"2023","unstructured":"Shah, O. A., Nijhawan, G. & Khan, I. A. Improved sense amplifier based flip flop design for low power and high data activity circuits. JASE https:\/\/doi.org\/10.6180\/jase.202307_26(7).0015 (2023).","journal-title":"JASE"},{"issue":"8","key":"59774_CR3","doi-asserted-by":"publisher","first-page":"492","DOI":"10.1038\/s41928-020-0419-7","volume":"3","author":"MD Bishop","year":"2020","unstructured":"Bishop, M. D. et al. Fabrication of carbon nanotube field-effect transistors in commercial silicon manufacturing facilities. Nat. Electron. 3(8), 492\u2013501. https:\/\/doi.org\/10.1038\/s41928-020-0419-7 (2020).","journal-title":"Nat. Electron."},{"issue":"15","key":"59774_CR4","doi-asserted-by":"publisher","first-page":"1168","DOI":"10.3390\/nano15151168","volume":"15","author":"W Gong","year":"2025","unstructured":"Gong, W. et al. Scaling, leakage current suppression, and simulation of carbon nanotube field-effect transistors. Nanomaterials 15(15), 1168. https:\/\/doi.org\/10.3390\/nano15151168 (2025).","journal-title":"Nanomaterials"},{"key":"59774_CR5","doi-asserted-by":"publisher","first-page":"172359","DOI":"10.1109\/ACCESS.2025.3616000","volume":"13","author":"S Ul Haq","year":"2025","unstructured":"Ul Haq, S. et al. Energy-efficient buffer-based ternary SRAM cell with application to image processing. IEEE Access 13, 172359\u2013172370. https:\/\/doi.org\/10.1109\/ACCESS.2025.3616000 (2025).","journal-title":"IEEE Access"},{"issue":"1","key":"59774_CR6","doi-asserted-by":"publisher","first-page":"015008","DOI":"10.1088\/1402-4896\/ad9646","volume":"100","author":"SU Haq","year":"2025","unstructured":"Haq, S. U., Orouji, M., Khurshid, T. & Abbasian, E. An efficient design methodology for a tri-state multiplier circuit in carbon nanotube technology. Phys. Scr. 100(1), 015008. https:\/\/doi.org\/10.1088\/1402-4896\/ad9646 (2025).","journal-title":"Phys. Scr."},{"issue":"12","key":"59774_CR7","doi-asserted-by":"publisher","first-page":"4591","DOI":"10.1109\/TCAD.2025.3569764","volume":"44","author":"SU Haq","year":"2025","unstructured":"Haq, S. U., Abbasian, E., Orouji, M., Loan, S. A. & Khurshid, T. Synthesis of a CNTFET-based ternary full adder using a carry-less ternary half adder. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 44(12), 4591\u20134600. https:\/\/doi.org\/10.1109\/TCAD.2025.3569764 (2025).","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"issue":"6","key":"59774_CR8","doi-asserted-by":"publisher","first-page":"811","DOI":"10.1007\/s42341-024-00565-w","volume":"25","author":"MV Subramanyam","year":"2024","unstructured":"Subramanyam, M. V., Rao, Y. M. & Basha, S. J. An efficient, variation tolerant CNTFET ternary content addressable memory a PVT variation resilient design. Trans. Electr. Electron. Mater. 25(6), 811\u2013818. https:\/\/doi.org\/10.1007\/s42341-024-00565-w (2024).","journal-title":"Trans. Electr. Electron. Mater."},{"key":"59774_CR9","doi-asserted-by":"publisher","DOI":"10.1007\/s40998-026-01081-8","author":"NG Rani","year":"2026","unstructured":"Rani, N. G., Balaji, M., Basha, S. J., Sachdeva, A. & Abbasian, E. Exact and inexact ternary multipliers for energy-efficient image processing applications with 32-nm CNTFETs. Iran. J. Sci. Technol. Trans. Electr. Eng. https:\/\/doi.org\/10.1007\/s40998-026-01081-8 (2026).","journal-title":"Iran. J. Sci. Technol. Trans. Electr. Eng."},{"key":"59774_CR10","doi-asserted-by":"publisher","first-page":"194","DOI":"10.1016\/j.rser.2018.03.021","volume":"89","author":"P Prakash","year":"2018","unstructured":"Prakash, P., Sundaram, K. M. & Bennet, M. A. A review on carbon nanotube field effect transistors (CNTFETs) for ultra-low power applications. Renew. Sustain. Energy Rev. 89, 194\u2013203. https:\/\/doi.org\/10.1016\/j.rser.2018.03.021 (2018).","journal-title":"Renew. Sustain. Energy Rev."},{"key":"59774_CR11","doi-asserted-by":"publisher","first-page":"159806","DOI":"10.1109\/ACCESS.2020.3020939","volume":"8","author":"T Na","year":"2020","unstructured":"Na, T. Robust offset-cancellation sensing-circuit-based spin-transfer-torque nonvolatile flip-flop. IEEE Access 8, 159806\u2013159815. https:\/\/doi.org\/10.1109\/ACCESS.2020.3020939 (2020).","journal-title":"IEEE Access"},{"issue":"1","key":"59774_CR12","doi-asserted-by":"publisher","first-page":"62","DOI":"10.1109\/LED.2020.3038223","volume":"42","author":"Y Yuan","year":"2021","unstructured":"Yuan, Y. et al. Thin film sequential circuits: Flip-flops and a counter based on p-SnO and n-InGaZnO. IEEE Electron Device Lett. 42(1), 62\u201365. https:\/\/doi.org\/10.1109\/LED.2020.3038223 (2021).","journal-title":"IEEE Electron Device Lett."},{"key":"59774_CR13","doi-asserted-by":"publisher","unstructured":"Shah, O. A., Ahmed Khan, I., Nijhawan, G., Garg, I. Low transistor count storage elements and their performance comparison, In 2018 International Conference on Advances in Computing, Communication Control and Networking (ICACCCN), (Greater Noida (UP), India: IEEE, 2018), pp. 801\u2013805. https:\/\/doi.org\/10.1109\/ICACCCN.2018.8748364.","DOI":"10.1109\/ICACCCN.2018.8748364"},{"issue":"9","key":"59774_CR14","doi-asserted-by":"publisher","first-page":"3776","DOI":"10.1109\/TED.2016.2586961","volume":"63","author":"Z Ahmed","year":"2016","unstructured":"Ahmed, Z., Zhang, L., Sarfraz, K. & Chan, M. Modeling CNTFET performance variation due to spatial distribution of carbon nanotubes. IEEE Trans. Electron Devices 63(9), 3776\u20133781. https:\/\/doi.org\/10.1109\/TED.2016.2586961 (2016).","journal-title":"IEEE Trans. Electron Devices"},{"key":"59774_CR15","doi-asserted-by":"publisher","first-page":"756","DOI":"10.1109\/TNANO.2019.2929233","volume":"18","author":"A Karimi","year":"2019","unstructured":"Karimi, A., Rezai, A. & Hajhashemkhani, M. M. Ultra-low power pulse-triggered CNTFET-based flip-flop. IEEE Trans. Nanotechnol. 18, 756\u2013761. https:\/\/doi.org\/10.1109\/TNANO.2019.2929233 (2019).","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"1","key":"59774_CR16","doi-asserted-by":"publisher","first-page":"100","DOI":"10.1109\/TNANO.2017.2774605","volume":"17","author":"A Pacheco-Sanchez","year":"2018","unstructured":"Pacheco-Sanchez, A. et al. Feasible device architectures for ultrascaled CNTFETs. IEEE Trans. Nanotechnol. 17(1), 100\u2013107. https:\/\/doi.org\/10.1109\/TNANO.2017.2774605 (2018).","journal-title":"IEEE Trans. Nanotechnol."},{"key":"59774_CR17","doi-asserted-by":"publisher","unstructured":"Ridoy, J. H., Rahman, A. Y., Saquib, F. R, Improved design and comparison of a low power CNTFET based on D Flip-Flop, In 2023 International Conference on Electrical, Computer and Communication Engineering (ECCE), (Chittagong, Bangladesh: IEEE, 2023), pp. 1\u20135. https:\/\/doi.org\/10.1109\/ECCE57851.2023.10101615.","DOI":"10.1109\/ECCE57851.2023.10101615"},{"key":"59774_CR18","doi-asserted-by":"publisher","unstructured":"Reddy, K. L. B., Kumar, K. B. D., Pudi, V. Design of energy-efficient TSPC based D Flip-flop for CNTFET technology, In 2021 25th International Symposium on VLSI Design and Test (VDAT), (Surat, India: IEEE, 2021), pp. 1\u20134. https:\/\/doi.org\/10.1109\/VDAT53777.2021.9600906.","DOI":"10.1109\/VDAT53777.2021.9600906"},{"issue":"1","key":"59774_CR19","doi-asserted-by":"publisher","first-page":"51","DOI":"10.1108\/CW-10-2019-0141","volume":"47","author":"DM Badugu","year":"2020","unstructured":"Badugu, D. M., Shaik, J. B. & Vobulapuram, R. K. Design of hardened flip-flop using Schmitt trigger-based SEM latch in CNTFET technology. Circuit World. 47(1), 51\u201359 (2020).","journal-title":"Circuit World."},{"key":"59774_CR20","doi-asserted-by":"publisher","first-page":"66040","DOI":"10.1109\/ACCESS.2025.3560850","volume":"13","author":"YK Maheshwari","year":"2025","unstructured":"Maheshwari, Y. K. & Sachdev, M. Low-power, low-energy, static, contention-free, TSPC dual-edge triggered flip-flops. IEEE Access 13, 66040\u201366050. https:\/\/doi.org\/10.1109\/ACCESS.2025.3560850 (2025).","journal-title":"IEEE Access"},{"issue":"15","key":"59774_CR21","doi-asserted-by":"publisher","first-page":"5696","DOI":"10.3390\/s22155696","volume":"22","author":"J-F Lin","year":"2022","unstructured":"Lin, J.-F. et al. Low-voltage and low-power true-single-phase 16-transistor flip-flop design. Sensors 22(15), 5696. https:\/\/doi.org\/10.3390\/s22155696 (2022).","journal-title":"Sensors"},{"key":"59774_CR22","doi-asserted-by":"publisher","first-page":"40232","DOI":"10.1109\/ACCESS.2020.2976773","volume":"8","author":"Y Lee","year":"2020","unstructured":"Lee, Y., Shin, G. & Lee, Y. A fully static true-single-phase-clocked dual-edge-triggered flip-flop for near-threshold voltage operation in IoT applications. IEEE Access 8, 40232\u201340245. https:\/\/doi.org\/10.1109\/ACCESS.2020.2976773 (2020).","journal-title":"IEEE Access"},{"issue":"3","key":"59774_CR23","doi-asserted-by":"publisher","first-page":"1102","DOI":"10.1109\/TCSI.2021.3122340","volume":"69","author":"P Parekh","year":"2022","unstructured":"Parekh, P., Yuan, F. & Zhou, Y. Improved metastability of true single-phase clock D-flipflops with applications in vernier time-to-digital converters. IEEE Trans. Circuits Syst. I 69(3), 1102\u20131114. https:\/\/doi.org\/10.1109\/TCSI.2021.3122340 (2022).","journal-title":"IEEE Trans. Circuits Syst. I"},{"issue":"10","key":"59774_CR24","doi-asserted-by":"publisher","first-page":"1836","DOI":"10.3390\/mi14101836","volume":"14","author":"C Yin","year":"1836","unstructured":"Yin, C., Zhou, Y., Liu, H. & Xiang, Q. SEU hardened D flip-flop design with low area overhead. Micromachines 14(10), 1836. https:\/\/doi.org\/10.3390\/mi14101836 (1836).","journal-title":"Micromachines"},{"issue":"4","key":"59774_CR25","doi-asserted-by":"publisher","first-page":"1070","DOI":"10.1109\/TETC.2023.3317070","volume":"11","author":"A Yan","year":"2023","unstructured":"Yan, A. et al. Two double-node-upset-hardened flip-flop designs for high-performance applications. IEEE Trans. Emerg. Top. Comput. 11(4), 1070\u20131081. https:\/\/doi.org\/10.1109\/TETC.2023.3317070 (2023).","journal-title":"IEEE Trans. Emerg. Top. Comput."},{"key":"59774_CR26","doi-asserted-by":"publisher","first-page":"102","DOI":"10.1109\/TNANO.2023.3244746","volume":"22","author":"T Sharma","year":"2023","unstructured":"Sharma, T. & Sharma, D. Energy efficient circuit design of single edge triggered ternary shift registers using CNT technology. IEEE Trans. Nanotechnol. 22, 102\u2013111. https:\/\/doi.org\/10.1109\/TNANO.2023.3244746 (2023).","journal-title":"IEEE Trans. Nanotechnol."},{"key":"59774_CR27","doi-asserted-by":"publisher","first-page":"132641","DOI":"10.1109\/ACCESS.2021.3114408","volume":"9","author":"MH Moaiyeri","year":"2021","unstructured":"Moaiyeri, M. H., Jooq, M. K. Q., Al-Shidaifat, A. & Song, H. Breaking the limits in ternary logic: An ultra-efficient auto-backup\/restore nonvolatile ternary flip-flop using negative capacitance CNTFET technology. IEEE Access 9, 132641\u2013132651. https:\/\/doi.org\/10.1109\/ACCESS.2021.3114408 (2021).","journal-title":"IEEE Access"},{"issue":"5","key":"59774_CR28","doi-asserted-by":"publisher","first-page":"916","DOI":"10.1109\/TVLSI.2021.3055983","volume":"29","author":"A Amirany","year":"2021","unstructured":"Amirany, A., Jafari, K. & Moaiyeri, M. H. High-performance spintronic nonvolatile ternary flip-flop and universal shift register. IEEE Trans. VLSI Syst. 29(5), 916\u2013924. https:\/\/doi.org\/10.1109\/TVLSI.2021.3055983 (2021).","journal-title":"IEEE Trans. VLSI Syst."},{"issue":"1","key":"59774_CR29","doi-asserted-by":"publisher","first-page":"79","DOI":"10.3390\/electronics10010079","volume":"10","author":"F Zahoor","year":"2021","unstructured":"Zahoor, F. et al. Carbon nanotube field effect transistor (CNTFET) and resistive random access memory (RRAM) based ternary combinational logic circuits. Electronics 10(1), 79. https:\/\/doi.org\/10.3390\/electronics10010079 (2021).","journal-title":"Electronics"},{"issue":"S1","key":"59774_CR30","doi-asserted-by":"publisher","first-page":"S68","DOI":"10.1134\/S106373972460047X","volume":"53","author":"PR Ramaiah","year":"2024","unstructured":"Ramaiah, P. R., Basha, S. J. & Rao, Y. M. An efficient technique to design ternary logic schematics with pseudo N-GNRFETs. Russ. Microelectron. 53(S1), S68\u2013S74. https:\/\/doi.org\/10.1134\/S106373972460047X (2024).","journal-title":"Russ. Microelectron."},{"key":"59774_CR31","doi-asserted-by":"publisher","DOI":"10.21203\/rs.3.rs-297490\/v1","author":"K Swami","year":"2021","unstructured":"Swami, K. & Sharma, R. Implementation and Optimization of CNTFET Based Ultra-Low Energy Delay Flip Flop Designs. Rev. https:\/\/doi.org\/10.21203\/rs.3.rs-297490\/v1 (2021).","journal-title":"Rev."},{"key":"59774_CR32","doi-asserted-by":"publisher","unstructured":"Khan, I. A., Shah, O. A., Rai, A., Sharma, P., Mishra, P., Vats, S. Odd counter: new design and performance analysis using carbon nano tube transistors for high performance applications, In 2023 International Conference on Computational Intelligence and Sustainable Engineering Solutions (CISES), (Greater Noida, India: IEEE, 2023), pp. 610\u2013613. https:\/\/doi.org\/10.1109\/CISES58720.2023.10183403.","DOI":"10.1109\/CISES58720.2023.10183403"},{"key":"59774_CR33","unstructured":"Deng, J., Wong, H.-S. P. A quick user guide on stanford university carbon nanotube field effect transistors (CNFET) VerilogA Model v. 2.1.1.\u201d Stanford University. [Online]. Available: http:\/\/nano.stanford.edu\/"},{"key":"59774_CR34","doi-asserted-by":"publisher","first-page":"166222","DOI":"10.1109\/ACCESS.2025.3611787","volume":"13","author":"S Ul Haq","year":"2025","unstructured":"Ul Haq, S. et al. A CNTFET-based 10T static memory design immune to read and half-select disturbs for low-power wearable biomedical systems. IEEE Access 13, 166222\u2013166240. https:\/\/doi.org\/10.1109\/ACCESS.2025.3611787 (2025).","journal-title":"IEEE Access"},{"key":"59774_CR35","unstructured":"Stanford CNFET Model - Verilog A | Nanoelectronics Lab. Accessed: Apr. 15, (2025). [Online]. Available: https:\/\/nano.stanford.edu\/downloads\/stanford-cnfet-model\/stanford-cnfet-model-verilog"},{"issue":"12","key":"59774_CR36","doi-asserted-by":"publisher","first-page":"3186","DOI":"10.1109\/TED.2007.909030","volume":"54","author":"J Deng","year":"2007","unstructured":"Deng, J. & Wong, H.-S.P. A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application\u2014Part I: Model of the intrinsic channel region. IEEE Trans. Electron Devices 54(12), 3186\u20133194. https:\/\/doi.org\/10.1109\/TED.2007.909030 (2007).","journal-title":"IEEE Trans. Electron Devices"},{"issue":"12","key":"59774_CR37","doi-asserted-by":"publisher","first-page":"3195","DOI":"10.1109\/TED.2007.909043","volume":"54","author":"J Deng","year":"2007","unstructured":"Deng, J. & Wong, H.-S.P. A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application\u2014Part II: Full device model and circuit performance benchmarking. IEEE Trans. Electron Dev. 54(12), 3195\u20133205 (2007).","journal-title":"IEEE Trans. Electron Dev."},{"issue":"2","key":"59774_CR38","doi-asserted-by":"publisher","first-page":"419","DOI":"10.1109\/TCSII.2024.3499347","volume":"72","author":"M Ko","year":"2025","unstructured":"Ko, M., Joo, B. & Kong, B.-S. A low-power fully-static contention-free flip-flop with reduced clock load. IEEE Trans. Circuits Syst. II 72(2), 419\u2013423. https:\/\/doi.org\/10.1109\/TCSII.2024.3499347 (2025).","journal-title":"IEEE Trans. Circuits Syst. II"},{"issue":"1","key":"59774_CR39","doi-asserted-by":"publisher","first-page":"1","DOI":"10.26599\/TST.2020.9010030","volume":"27","author":"Z Huang","year":"2022","unstructured":"Huang, Z. et al. Anti-interference low-power double-edge triggered flip-flop based on C-elements. Tsinghua Sci. Technol. 27(1), 1\u201312. https:\/\/doi.org\/10.26599\/TST.2020.9010030 (2022).","journal-title":"Tsinghua Sci. Technol."},{"issue":"12","key":"59774_CR40","doi-asserted-by":"publisher","first-page":"4761","DOI":"10.1109\/TCSI.2020.3024601","volume":"67","author":"A Jafari","year":"2020","unstructured":"Jafari, A., Raji, M. & Ghavami, B. Timing reliability improvement of master-slave flip-flops in the presence of aging effects. IEEE Trans. Circuits Syst. I 67(12), 4761\u20134773. https:\/\/doi.org\/10.1109\/TCSI.2020.3024601 (2020).","journal-title":"IEEE Trans. Circuits Syst. I"},{"key":"59774_CR41","doi-asserted-by":"publisher","first-page":"121835","DOI":"10.1109\/ACCESS.2023.3328563","volume":"11","author":"B Joo","year":"2023","unstructured":"Joo, B. & Kong, B.-S. Low-power high-speed sense-amplifier-based flip-flops with conditional bridging. IEEE Access 11, 121835\u2013121844. https:\/\/doi.org\/10.1109\/ACCESS.2023.3328563 (2023).","journal-title":"IEEE Access"},{"issue":"1","key":"59774_CR42","first-page":"3066","volume":"20","author":"AH Salimi","year":"2024","unstructured":"Salimi, A. H., Ebrahimi, B. & Dousti, M. Proposing very low power three-valued flip-flops by using CNTFET Transistors. Iran. J. Electric. Electron. Eng. 20(1), 3066 (2024).","journal-title":"Iran. J. Electric. Electron. Eng."},{"issue":"3","key":"59774_CR43","doi-asserted-by":"publisher","first-page":"1184","DOI":"10.1109\/TCSII.2022.3220518","volume":"70","author":"B Tiwari","year":"2023","unstructured":"Tiwari, B. & Bahubalindruni, P. G. A compact low-voltage D-type flip flop using oxide TFTs and its application in sequential circuits. IEEE Trans. Circuits Syst. II 70(3), 1184\u20131188. https:\/\/doi.org\/10.1109\/TCSII.2022.3220518 (2023).","journal-title":"IEEE Trans. Circuits Syst. II"},{"issue":"6","key":"59774_CR44","doi-asserted-by":"publisher","first-page":"2249","DOI":"10.1109\/JSSC.2024.3470761","volume":"60","author":"B Joo","year":"2025","unstructured":"Joo, B., Ko, M., Lee, G. & Kong, B.-S. A single-phase contention- and redundant transition-free flip-flop with improved DQ latency. IEEE J. Solid-State Circuits 60(6), 2249\u20132260. https:\/\/doi.org\/10.1109\/JSSC.2024.3470761 (2025).","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"3","key":"59774_CR45","doi-asserted-by":"publisher","first-page":"935","DOI":"10.1109\/TCSI.2017.2763423","volume":"65","author":"F Stas","year":"2018","unstructured":"Stas, F. & Bol, D. A 0.4-V 0.66-fJ\/cycle retentive true-single-phase-clock 18T flip-flop in 28-nm fully-depleted SOI CMOS. IEEE Trans. Circuits Syst. I 65(3), 935\u2013945. https:\/\/doi.org\/10.1109\/TCSI.2017.2763423 (2018).","journal-title":"IEEE Trans. Circuits Syst. I"},{"key":"59774_CR46","doi-asserted-by":"publisher","first-page":"187892","DOI":"10.1109\/ACCESS.2024.3432162","volume":"12","author":"J Liu","year":"2024","unstructured":"Liu, J., Zhao, H., Li, Z., Wang, K. & Qiao, S. An ultra-low-power static contention-free 25-transistor true single-phase-clocked flip-flop in 55 nm CMOS. IEEE Access 12, 187892\u2013187898. https:\/\/doi.org\/10.1109\/ACCESS.2024.3432162 (2024).","journal-title":"IEEE Access"},{"issue":"3","key":"59774_CR47","doi-asserted-by":"publisher","first-page":"035046","DOI":"10.1088\/2631-8695\/acecdc","volume":"5","author":"OA Shah","year":"2023","unstructured":"Shah, O. A., Nijhawan, G. & Khan, I. A. A glitch free variability resistant high speed and low power sense amplifier based flip flop for digital sequential circuits. Eng. Res. Express 5(3), 035046. https:\/\/doi.org\/10.1088\/2631-8695\/acecdc (2023).","journal-title":"Eng. Res. Express"},{"issue":"10","key":"59774_CR48","doi-asserted-by":"publisher","first-page":"5839","DOI":"10.1109\/TCSI.2025.3551815","volume":"72","author":"BGD Cabiedes","year":"2025","unstructured":"Cabiedes, B. G. D., Pacheco, J. D. M., Herranz, A. D. G. & Lopez-Vallejo, M. An ultra-low-power flip-flop with near-threshold robust operation and redundant-free internal clock transitions. IEEE Trans. Circuits Syst. I 72(10), 5839\u20135846. https:\/\/doi.org\/10.1109\/TCSI.2025.3551815 (2025).","journal-title":"IEEE Trans. Circuits Syst. I"},{"issue":"7","key":"59774_CR49","doi-asserted-by":"publisher","first-page":"1470","DOI":"10.1109\/TNS.2020.3002841","volume":"67","author":"M Ebara","year":"2020","unstructured":"Ebara, M. et al. Evaluation of soft-error tolerance by neutrons and heavy ions on flip flops with guard gates in a 65-nm thin BOX FDSOI process. IEEE Trans. Nucl. Sci. 67(7), 1470\u20131477. https:\/\/doi.org\/10.1109\/TNS.2020.3002841 (2020).","journal-title":"IEEE Trans. Nucl. Sci."},{"issue":"5","key":"59774_CR50","doi-asserted-by":"publisher","first-page":"783","DOI":"10.3390\/electronics9050783","volume":"9","author":"J-F Lin","year":"2020","unstructured":"Lin, J.-F., Hong, Z.-J., Tsai, C.-M., Wu, B.-C. & Yu, S.-W. Novel low-complexity and low-power flip-flop design. Electronics 9(5), 783. https:\/\/doi.org\/10.3390\/electronics9050783 (2020).","journal-title":"Electronics"},{"issue":"3","key":"59774_CR51","doi-asserted-by":"publisher","first-page":"1592","DOI":"10.1109\/TCSII.2021.3107684","volume":"69","author":"AK Mishra","year":"2022","unstructured":"Mishra, A. K., Chopra, U. & Vaithiyanathan, D. A partially static high frequency 18T hybrid topological flip-flop design for low power application. IEEE Trans. Circuits Syst. II 69(3), 1592\u20131596. https:\/\/doi.org\/10.1109\/TCSII.2021.3107684 (2022).","journal-title":"IEEE Trans. Circuits Syst. II"},{"key":"59774_CR52","doi-asserted-by":"publisher","first-page":"186445","DOI":"10.1109\/ACCESS.2024.3474850","volume":"12","author":"GR Krishna","year":"2024","unstructured":"Krishna, G. R. & Lorenzo, R. A novel 18T hybrid master-slave flip-flop with low power and delay. IEEE Access 12, 186445\u2013186453. https:\/\/doi.org\/10.1109\/ACCESS.2024.3474850 (2024).","journal-title":"IEEE Access"},{"key":"59774_CR53","doi-asserted-by":"publisher","first-page":"744752","DOI":"10.14456\/EASR.2022.72","volume":"49","author":"OA Shah","year":"2022","unstructured":"Shah, O. A., Nijhawan, G. & Khan, I. A. Low power area efficient self-gated flip flop: Design, implementation and analysis in emerging devices. Eng. Appl. Sci. Res. 49, 744752. https:\/\/doi.org\/10.14456\/EASR.2022.72 (2022).","journal-title":"Eng. Appl. Sci. Res."},{"key":"59774_CR54","doi-asserted-by":"publisher","unstructured":"Markovic, D., Nikolic, B., Brodersen, R. Analysis and design of low-energy flip-flops, In Proceedings of the 2001 international symposium on Low power electronics and design - ISLPED \u201801, (Huntington Beach, California, United States: ACM Press, 2001), pp. 52\u201355. https:\/\/doi.org\/10.1145\/383082.383093.","DOI":"10.1145\/383082.383093"}],"container-title":["Scientific Reports"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.nature.com\/articles\/s41598-026-59774-3","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/www.nature.com\/articles\/s41598-026-59774-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/www.nature.com\/articles\/s41598-026-59774-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,10,6]],"date-time":"2026-10-06T01:06:13Z","timestamp":1791248773000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.nature.com\/articles\/s41598-026-59774-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7,3]]},"references-count":54,"journal-issue":{"issue":"1","published-online":{"date-parts":[[2026,12]]}},"alternative-id":["59774"],"URL":"https:\/\/doi.org\/10.1038\/s41598-026-59774-3","relation":{},"ISSN":["2045-2322"],"issn-type":[{"value":"2045-2322","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,7,3]]},"assertion":[{"value":"15 April 2026","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"23 June 2026","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"3 July 2026","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"The authors declare no competing interests.","order":1,"name":"Ethics","label":"Competing interests","group":{"name":"EthicsHeading","label":"Declarations"}}],"article-number":"30918"}}