{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,21]],"date-time":"2026-10-21T00:40:08Z","timestamp":1792543208041,"version":"4.5.0"},"reference-count":56,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2026,7,21]],"date-time":"2026-07-21T00:00:00Z","timestamp":1784592000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0"},{"start":{"date-parts":[[2026,10,21]],"date-time":"2026-10-21T00:00:00Z","timestamp":1792540800000},"content-version":"vor","delay-in-days":92,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0"}],"funder":[{"name":"Key topics of the \u201c14th Five-Year\u201d Plan of Educational Science in Jiangsu Province","award":["B\/2022\/01\/174"],"award-info":[{"award-number":["B\/2022\/01\/174"]}]},{"name":"\u201cHigh-Quality Public Course Teaching Reform\u201d in Jiangsu Province Universities","award":["2024GZJX096"],"award-info":[{"award-number":["2024GZJX096"]}]},{"name":"Research Projects in Philosophy and Social Sciences of Jiangsu Provincial Colleges and Universities","award":["2025SJYB1563"],"award-info":[{"award-number":["2025SJYB1563"]}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Sci Rep"],"DOI":"10.1038\/s41598-026-60759-5","type":"journal-article","created":{"date-parts":[[2026,7,21]],"date-time":"2026-07-21T16:44:59Z","timestamp":1784652299000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["RISC-V-based YOLOv3-tiny acceleration with runtime-reconfigurable systolic arrays and custom instructions"],"prefix":"10.1038","volume":"16","author":[{"given":"Shuya","family":"Wang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xuecong","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Detao","family":"Nie","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fujun","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2026,7,21]]},"reference":[{"key":"60759_CR1","doi-asserted-by":"publisher","first-page":"108","DOI":"10.1109\/MIS.2016.34","volume":"31","author":"A Sheth","year":"2016","unstructured":"Sheth, A. Internet of things to smart IoT through semantic, cognitive, and perceptual computing. IEEE Intell. Syst. 31, 108\u2013112 (2016).","journal-title":"IEEE Intell. Syst."},{"key":"60759_CR2","doi-asserted-by":"publisher","first-page":"637","DOI":"10.1109\/JIOT.2016.2579198","volume":"3","author":"WS Shi","year":"2016","unstructured":"Shi, W. S. et al. Edge computing: Vision and challenges. IEEE Internet Things J. 3, 637\u2013646 (2016).","journal-title":"IEEE Internet Things J."},{"key":"60759_CR3","doi-asserted-by":"publisher","first-page":"17","DOI":"10.1149\/2.F04051IF","volume":"14","author":"GD Hutcheson","year":"2005","unstructured":"Hutcheson, G. D. Moore\u2019s law: The history and economics of an observation that changed the world. Electrochem. Soc. Interface 14, 17 (2005).","journal-title":"Electrochem. Soc. Interface"},{"key":"60759_CR4","doi-asserted-by":"publisher","first-page":"101887","DOI":"10.1016\/j.sysarc.2020.101887","volume":"113","author":"D Moolchandani","year":"2021","unstructured":"Moolchandani, D., Kumar, A. & Sarangi, S. R. Accelerating CNN inference on ASICs: A survey. J. Syst. Archit. 113, 101887 (2021).","journal-title":"J. Syst. Archit."},{"key":"60759_CR5","doi-asserted-by":"publisher","first-page":"269","DOI":"10.1145\/2654822.2541967","volume":"42","author":"T Chen","year":"2014","unstructured":"Chen, T. et al. Diannao: A small-footprint high-throughput accelerator for ubiquitous machine-learning. ACM Sigarch Comput. Archit. News 42, 269\u2013284 (2014).","journal-title":"ACM Sigarch Comput. Archit. News"},{"key":"60759_CR6","doi-asserted-by":"crossref","unstructured":"Chen, Y. H., Emer, J. & Sze, V. Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks. In 2016 IEEE International Solid-State Circuits Conference (ISSCC). 262\u2013263 (IEEE, 2016).","DOI":"10.1109\/ISSCC.2016.7418007"},{"key":"60759_CR7","doi-asserted-by":"crossref","unstructured":"LeCun, Y., Kavukcuoglu, K. & Farabet, C. Convolutional networks and applications in vision. In Proceedings of 2010 IEEE International Symposium on Circuits and Systems (ISCAS). 253-256 (IEEE, 2010).","DOI":"10.1109\/ISCAS.2010.5537907"},{"key":"60759_CR8","doi-asserted-by":"crossref","unstructured":"Zhang, C., Li, P. & Sun, G. Y. Optimizing FPGA-based accelerator design for deep convolutional neural networks. In Proceedings of the 2015 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA). 161\u2013170 (ACM, 2015).","DOI":"10.1145\/2684746.2689060"},{"key":"60759_CR9","volume-title":"Design of the RISC-V Instruction Set Architecture","author":"A Waterman","year":"2016","unstructured":"Waterman, A. Design of the RISC-V Instruction Set Architecture (University of California, 2016)."},{"key":"60759_CR10","unstructured":"Fici, A. Development of an Online Redundant MAC for Integration in a RISC-V SoC (Politecnico di Torino, 2020)."},{"key":"60759_CR11","doi-asserted-by":"crossref","unstructured":"Wang, X., Feng, C. & Kang, X. RV-SCNN: A RISC-V processor with customized instruction set for SNN and CNN inference acceleration on edge platforms. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 44, 1567\u20131580 (2025).","DOI":"10.1109\/TCAD.2024.3472293"},{"key":"60759_CR12","doi-asserted-by":"publisher","first-page":"1371","DOI":"10.1109\/TC.2024.3362060","volume":"73","author":"S Wang","year":"2024","unstructured":"Wang, S. et al. Optimizing CNN computation using RISC-V custom instruction sets for edge platforms. IEEE Trans. Comput. 73, 1371\u20131384 (2024).","journal-title":"IEEE Trans. Comput."},{"key":"60759_CR13","doi-asserted-by":"crossref","unstructured":"Shi, W., Qin, H. & Wu, J. Design of a CNN accelerator for multitask EEG signal classification based on RISC-V. IEEE Trans. Very Large Scale Integr. Syst. 33, 2630\u20132638 (2025).","DOI":"10.1109\/TVLSI.2025.3586585"},{"key":"60759_CR14","doi-asserted-by":"publisher","first-page":"445","DOI":"10.1109\/OJCAS.2025.3589132","volume":"6","author":"MA Kumar","year":"2025","unstructured":"Kumar, M. A. et al. MARVEL: An end-to-end framework for generating model-class aware custom RISC-V extensions for lightweight AI. IEEE Open J. Circuits Syst. 6, 445\u2013456 (2025).","journal-title":"IEEE Open J. Circuits Syst."},{"key":"60759_CR15","unstructured":"Nuclei System Technology. Hummingbirdv2 E203 Core and SoC. https:\/\/doc.nucleisys.com\/hbirdv2\/ (2024)."},{"key":"60759_CR16","doi-asserted-by":"crossref","unstructured":"Shi, M., Ouyang, P. & Yin, S. Y. A Fast and Power-Efficient Hardware Architecture for Non-Maximum Suppression. IEEE Trans. Circuits Syst. II Express Briefs 66, 1870\u20131874 (2019).","DOI":"10.1109\/TCSII.2019.2893527"},{"key":"60759_CR17","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3729215","volume":"57","author":"C Silvano","year":"2025","unstructured":"Silvano, C. et al. A survey on deep learning hardware accelerators for heterogeneous HPC platforms. ACM Comput. Surv. 57, 1\u201336 (2025).","journal-title":"ACM Comput. Surv."},{"key":"60759_CR18","doi-asserted-by":"publisher","first-page":"20240601","DOI":"10.1587\/elex.22.20240601","volume":"22","author":"R Li","year":"2025","unstructured":"Li, R. et al. A precision-scalable sparse CNN accelerator with fine-grained mixed bitwidth configurability. IEICE Electron. Exp. 22, 20240601 (2025).","journal-title":"IEICE Electron. Exp."},{"key":"60759_CR19","doi-asserted-by":"publisher","first-page":"31057","DOI":"10.1109\/ACCESS.2025.3538781","volume":"13","author":"SY Lee","year":"2025","unstructured":"Lee, S. Y. et al. Reconfigurable and scalable artificial intelligence acceleration hardware architecture with RISC-V CNN coprocessor for real-time seizure detection. IEEE Access 13, 31057\u201331068 (2025).","journal-title":"IEEE Access"},{"key":"60759_CR20","doi-asserted-by":"publisher","first-page":"281","DOI":"10.3390\/electronics8030281","volume":"8","author":"B Liu","year":"2019","unstructured":"Liu, B. et al. An FPGA-based CNN accelerator integrating depthwise separable convolution. Electronics 8, 281 (2019).","journal-title":"Electronics"},{"key":"60759_CR21","doi-asserted-by":"crossref","unstructured":"Bettoni, M., Urgese, G. & Kobayashi, Y. A Convolutional neural network fully implemented on FPGA for embedded platforms. In New Generation of CAS (NGCAS). 49\u201352 (2017).","DOI":"10.1109\/NGCAS.2017.16"},{"key":"60759_CR22","doi-asserted-by":"crossref","unstructured":"Song, Y., Wu, B. & Yuan, T. A high-speed CNN hardware accelerator with regular pruning. In 2022 23rd International Symposium on Quality Electronic Design (ISQED). 1\u20135 (IEEE, 2022).","DOI":"10.1109\/ISQED54688.2022.9806216"},{"key":"60759_CR23","doi-asserted-by":"crossref","unstructured":"Wang, Y., Li, H., & Li, X. A case of on-chip memory subsystem design for low-power CNN accelerators. IEEE Trans. Comput. Des. Integr. Circuits Syst. 37, 1971-1984 (2017).","DOI":"10.1109\/TCAD.2017.2778060"},{"key":"60759_CR24","unstructured":"Liu, J. Design of Neural Network Accelerator Based on RISC-V Processor. Ph.D. Thesis (Anhui University, 2021)."},{"key":"60759_CR25","first-page":"366","volume":"64","author":"Q Liu","year":"2024","unstructured":"Liu, Q., Wang, L. & Zhou, W. Design of a YOLOv5s network efficient convolution accelerator powered by FPGA. Telecommun. Eng. 64, 366\u2013375 (2024).","journal-title":"Telecommun. Eng."},{"key":"60759_CR26","doi-asserted-by":"crossref","unstructured":"Xiao, H., Li, K. & Zhu, M. FPGA-based scalable and highly concurrent convolutional neural network acceleration. In 2021 IEEE International Conference on Power Electronics, Computer Applications (ICPECA). 367\u2013370 (IEEE, 2021).","DOI":"10.1109\/ICPECA51329.2021.9362549"},{"key":"60759_CR27","doi-asserted-by":"crossref","unstructured":"Liu, S., Fan, H. & Ferianc, M. Toward full-stack acceleration of deep Convolutional Neural Networks on FPGAs. IEEE Trans. Neural Netw. Learn. Syst. 33, 3974\u20133987 (2021).","DOI":"10.1109\/TNNLS.2021.3055240"},{"key":"60759_CR28","doi-asserted-by":"crossref","unstructured":"Wang, H., Zhao, Y. & Gao, F. A Convolutional neural network accelerator based on FPGA for buffer optimization. In 2021 IEEE 5th Advanced Information Technology, Electronic and Automation Control Conference (IAEAC). 2362\u20132367 (IEEE, 2021).","DOI":"10.1109\/IAEAC50856.2021.9390606"},{"key":"60759_CR29","doi-asserted-by":"crossref","unstructured":"Wu, B., Yu, T. Y. & Chen, K. Edge-side fine-grained sparse CNN accelerator with efficient dynamic pruning scheme. IEEE Trans. Circuits Syst. I Reg. Pap. 71, 1285\u20131298 (2024).","DOI":"10.1109\/TCSI.2023.3347417"},{"key":"60759_CR30","doi-asserted-by":"publisher","first-page":"106691","DOI":"10.1016\/j.mejo.2025.106691","volume":"160","author":"YH Liu","year":"2025","unstructured":"Liu, Y. H. & Ma, Y. H. Automated solutions for CNN model acceleration on mobile platforms. Microelectron. J. 160, 106691 (2025).","journal-title":"Microelectron. J."},{"key":"60759_CR31","doi-asserted-by":"crossref","unstructured":"Moons, B., Uytterhoeven, R. & Dehaene, W. 14.5 Envision: A 0.26-to-10tops\/w subword-parallel dynamic-voltage-accuracy-frequency-scalable convolutional neural network processor in 28nm FDSOI. In 2017 IEEE International Solid-State Circuits Conference (ISSCC). 246\u2013247 (IEEE, 2017).","DOI":"10.1109\/ISSCC.2017.7870353"},{"key":"60759_CR32","doi-asserted-by":"crossref","unstructured":"Parashar, A., Rhu, M. & Mukkara, A. SCNN: An accelerator for compressed-sparse convolutional neural networks. In Proceedings of the ACM\/IEEE 44th Annual International Symposium on Computer Architecture (ISCA). 27\u201340 (ACM, 2017).","DOI":"10.1145\/3079856.3080254"},{"key":"60759_CR33","doi-asserted-by":"crossref","unstructured":"Chi, P., Li, S. C. & Xu, C. Prime: A novel processing-in-memory architecture for neural network computation in RERAM-based main memory. In 43rd ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA). 27\u201339 (ACM, 2016).","DOI":"10.1109\/ISCA.2016.13"},{"key":"60759_CR34","doi-asserted-by":"crossref","unstructured":"Yi, J. Y., Rhee, J. & Yoon, M. K. Energy-efficient systolic array for complex-valued convolutional neural networks. In 2025 International Technical Conference on Circuits\/Systems, Computers, and Communications (ITC-CSCC). 1\u20136 (IEEE, 2025).","DOI":"10.1109\/ITC-CSCC66376.2025.11137608"},{"key":"60759_CR35","doi-asserted-by":"crossref","unstructured":"Yuan, T., Liu, W. & Han, J. High performance CNN accelerators based on hardware and algorithm co-optimization. IEEE Trans. Circuits Syst. I Regul. Pap. 68, 250\u2013263 (2020).","DOI":"10.1109\/TCSI.2020.3030663"},{"key":"60759_CR36","doi-asserted-by":"crossref","unstructured":"Ting, Y. -S., Teng, Y. -F. & Chiueh, T.-D. Batch normalization processor design for convolution neural network training and inference. In 2021 IEEE International Symposium on Circuits and Systems (ISCAS). 1\u20134 (IEEE, 2021).","DOI":"10.1109\/ISCAS51556.2021.9401434"},{"key":"60759_CR37","doi-asserted-by":"publisher","first-page":"165319","DOI":"10.1109\/ACCESS.2020.3022327","volume":"8","author":"P Achararit","year":"2020","unstructured":"Achararit, P. et al. APNAS: Accuracy-and-performance-aware neural architecture search for neural hardware accelerators. IEEE Access 8, 165319\u2013165334 (2020).","journal-title":"IEEE Access"},{"key":"60759_CR38","doi-asserted-by":"crossref","unstructured":"Lee, J., Rhim, J., Kang, D. et al. S$$^3$$NAS: Fast hardware-aware neural architecture search methodology. IEEE Trans. Comput. Des. Integr. Circuits Syst. 41, 4826-4836 (2021).","DOI":"10.1109\/TCAD.2021.3134843"},{"key":"60759_CR39","doi-asserted-by":"crossref","unstructured":"Vranjkovi\u0107, V., Teodorovic, P. & Struharik, R. Upscale layer acceleration on existing AI hardware. IEEE Trans. Very Large Scale Integr. Syst. 33, 1624\u20131637 (2025).","DOI":"10.1109\/TVLSI.2025.3558946"},{"key":"60759_CR40","doi-asserted-by":"publisher","first-page":"1005","DOI":"10.3390\/electronics9061005","volume":"9","author":"N Wu","year":"2020","unstructured":"Wu, N. et al. A reconfigurable convolutional neural network-accelerated coprocessor based on RISC-V instruction set. Electronics 9, 1005 (2020).","journal-title":"Electronics"},{"key":"60759_CR41","doi-asserted-by":"crossref","unstructured":"Wang, H. S., Li, D. J. & Isshiki, T. Reconfigurable CNN accelerator embedded in instruction extended RISC-V core. In 2023 6th International Conference on Electronics Technology (ICET). 945\u2013954 (IEEE, 2023).","DOI":"10.1109\/ICET58434.2023.10211513"},{"key":"60759_CR42","doi-asserted-by":"crossref","unstructured":"Askarihemmat, M., Wagner, S. & Bilaniuk, O. BARVINN: Arbitrary precision DNN accelerator controlled by a RISC-V CPU. In Proceedings of the 28th Asia and South Pacific Design Automation Conference. 483\u2013489 (ACM, 2023).","DOI":"10.1145\/3566097.3567872"},{"key":"60759_CR43","doi-asserted-by":"crossref","unstructured":"Garofalo, A., Tagliavini, G., Conti, F. et al. XpulpNN: Accelerating quantized neural networks on RISC-V processors through ISA extensions. In 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE). 186-191 (IEEE, 2020).","DOI":"10.23919\/DATE48585.2020.9116529"},{"key":"60759_CR44","doi-asserted-by":"crossref","unstructured":"Miro-Panades, I., Tain, B., Christmann, J.F. et al. SamurAI: A 1.7 MOPS-36GOPS adaptive versatile IoT node with 15,000 $$\\times$$ peak-to-idle power reduction, 207 ns wake-up time and 1.3 TOPS\/W ML efficiency. In 2020 IEEE Symposium on VLSI Circuits. 1-2 (IEEE, 2020).","DOI":"10.1109\/VLSICircuits18222.2020.9163000"},{"key":"60759_CR45","doi-asserted-by":"crossref","unstructured":"Garofalo, A., Ottavi, G. & Di Mauro, A. A 1.15 TOPS\/W, 16-Cores Parallel Ultra-Low Power Cluster with 2 B-to-32 B Fully Flexible Bit-Precision and Vector Lockstep Execution Mode. 267\u2013270 (IEEE, 2021).","DOI":"10.1109\/ESSCIRC53450.2021.9567767"},{"key":"60759_CR46","first-page":"2113","volume":"45","author":"L Zhou","year":"2023","unstructured":"Zhou, L. et al. RISC-V based design of graph convolutional neural network accelerator. Comput. Eng. Sci. 45, 2113\u20132120 (2023).","journal-title":"Comput. Eng. Sci."},{"key":"60759_CR47","first-page":"49","volume":"37","author":"S Fu","year":"2020","unstructured":"Fu, S., Chen, H. & Yu, F. Design and implementation of convolutional neural network processor based on RISC-V instruction set. Microelectron. Comput. 37, 49\u201354 (2020).","journal-title":"Microelectron. Comput."},{"key":"60759_CR48","doi-asserted-by":"publisher","first-page":"2295","DOI":"10.1109\/JPROC.2017.2761740","volume":"105","author":"V Sze","year":"2017","unstructured":"Sze, V. et al. Efficient processing of deep neural networks: A tutorial and survey. Proc. IEEE 105, 2295\u20132329 (2017).","journal-title":"Proc. IEEE"},{"key":"60759_CR49","doi-asserted-by":"publisher","first-page":"3801","DOI":"10.1109\/TAI.2024.3377147","volume":"5","author":"T Mohaidat","year":"2024","unstructured":"Mohaidat, T. & Khalil, K. A survey on neural network hardware accelerators. IEEE Trans. Artif. Intell. 5, 3801\u20133822 (2024).","journal-title":"IEEE Trans. Artif. Intell."},{"key":"60759_CR50","doi-asserted-by":"publisher","first-page":"1469802","DOI":"10.3389\/felec.2025.1469802","volume":"6","author":"L Zhang","year":"2025","unstructured":"Zhang, L. et al. Quantized convolutional neural networks: A hardware perspective. Front. Electron. 6, 1469802 (2025).","journal-title":"Front. Electron."},{"key":"60759_CR51","doi-asserted-by":"publisher","first-page":"497","DOI":"10.3390\/electronics8050497","volume":"8","author":"F Ge","year":"2019","unstructured":"Ge, F. et al. Compact convolutional neural network accelerator for IoT endpoint SoC. Electronics 8, 497 (2019).","journal-title":"Electronics"},{"key":"60759_CR52","unstructured":"Xu, H. Design and Implementation of Convolutional Neural Network Accelerator Based on RISC-V. Ph.D. Thesis (Xidian University, 2021)."},{"key":"60759_CR53","unstructured":"Su, J. Design and Implementation of RISC-V Vector Coprocessor for Edge Computing. Ph.D. Thesis (Xidian University, 2022)."},{"key":"60759_CR54","first-page":"29","volume":"32","author":"X Chen","year":"2023","unstructured":"Chen, X. & Jiang, L. Energy convolutional accelerator based on RISC-V. China Integr. Circuit 32, 29\u201333 (2023).","journal-title":"China Integr. Circuit"},{"key":"60759_CR55","doi-asserted-by":"crossref","unstructured":"Zimmer, B., Lee, Y. & Puggelli, A. A RISC-V vector processor with tightly-integrated switched-capacitor DC-DC converters in 28 nm FDSOI. In 2015 Symposium on VLSI Circuits (VLSI Circuits). 316\u2013317 (IEEE, 2015).","DOI":"10.1109\/VLSIC.2015.7231305"},{"key":"60759_CR56","doi-asserted-by":"crossref","unstructured":"Chen, Y. H., Emer, J. & Sze, V. Eyeriss: A spatial architecture for energy-efficient dataflow for convolutional neural networks. In Proceedings of the 43rd Annual International Symposium on Computer Architecture. 367\u2013379 (IEEE, 2016).","DOI":"10.1109\/ISCA.2016.40"}],"container-title":["Scientific Reports"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.nature.com\/articles\/s41598-026-60759-5","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/www.nature.com\/articles\/s41598-026-60759-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/www.nature.com\/articles\/s41598-026-60759-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,10,21]],"date-time":"2026-10-21T00:26:06Z","timestamp":1792542366000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.nature.com\/articles\/s41598-026-60759-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7,21]]},"references-count":56,"journal-issue":{"issue":"1","published-online":{"date-parts":[[2026,12]]}},"alternative-id":["60759"],"URL":"https:\/\/doi.org\/10.1038\/s41598-026-60759-5","relation":{},"ISSN":["2045-2322"],"issn-type":[{"value":"2045-2322","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,7,21]]},"assertion":[{"value":"22 January 2026","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"30 June 2026","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"21 July 2026","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"The authors declare no competing interests.","order":1,"name":"Ethics","label":"Competing interests","group":{"name":"EthicsHeading","label":"Declarations"}}],"article-number":"33177"}}