{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,21]],"date-time":"2026-01-21T13:21:46Z","timestamp":1769001706965,"version":"3.49.0"},"reference-count":37,"publisher":"Institution of Engineering and Technology (IET)","issue":"1","license":[{"start":{"date-parts":[[2023,12,26]],"date-time":"2023-12-26T00:00:00Z","timestamp":1703548800000},"content-version":"vor","delay-in-days":359,"URL":"http:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100003621","name":"Ministry of Science, ICT and Future Planning","doi-asserted-by":"publisher","award":["2021M3F3A2A01037927"],"award-info":[{"award-number":["2021M3F3A2A01037927"]}],"id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002631","name":"Gachon University","doi-asserted-by":"publisher","award":["GCU-202106410001"],"award-info":[{"award-number":["GCU-202106410001"]}],"id":[{"id":"10.13039\/501100002631","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003836","name":"IC Design Education Center","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003836","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["ietresearch.onlinelibrary.wiley.com"],"crossmark-restriction":true},"short-container-title":["IET Circuits, Devices &amp; Systems"],"published-print":{"date-parts":[[2023,1]]},"abstract":"<jats:p>\n                    Neuron circuits are the fundamental building blocks in the modern neuromorphic system. Designing compact and low\u2010power neuron circuits can significantly improve the overall area and energy efficiencies of a neuromorphic chip architecture. Here, practical neuron circuits must overcome the variations arising from nonideal behaviors of synaptic devices, such as stuck\u2010at\u2010fault and conductance deviation. In this study, a compact leaky integrate\u2010and\u2010fire neuron circuit has been designed, with resilience to synaptic device state variations, for hardware implementation of spiking neural networks (SNNs). The proposed neuron circuit is simulated on the 0.35\u2010\n                    <jats:italic>\u03bc<\/jats:italic>\n                    m Si complementary metal\u2010oxide\u2010semiconductor technology node by a series of circuit simulations based on HSPICE. The proposed circuit occupies a reduced area and exhibits low power consumption (14.7\u2009\n                    <jats:italic>\u00b5<\/jats:italic>\n                    W per spike). Furthermore, the optimized circuit design results in a high degree of tolerance toward input\u2010current variations arising from conductance\u2010state variations in the synapse array. Hence, the proposed neuron circuit would be capable of substantially improving the area efficiency and reliability in the realization of the hardware\u2010oriented SNN architectures.\n                  <\/jats:p>","DOI":"10.1049\/2023\/1052063","type":"journal-article","created":{"date-parts":[[2023,12,26]],"date-time":"2023-12-26T18:05:05Z","timestamp":1703613905000},"update-policy":"https:\/\/doi.org\/10.1002\/crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["An Area\u2010Efficient Integrate\u2010and\u2010Fire Neuron Circuit with Enhanced Robustness against Synapse Variability in Hardware Neural Network"],"prefix":"10.1049","volume":"2023","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8281-9105","authenticated-orcid":false,"given":"Arati Kumari","family":"Shah","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kannan","family":"Udaya Mohanan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jisun","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyungsoon","family":"Shin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8145-3516","authenticated-orcid":false,"given":"Eou-Sik","family":"Cho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8520-718X","authenticated-orcid":false,"given":"Seongjae","family":"Cho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"265","published-online":{"date-parts":[[2023,12,26]]},"reference":[{"key":"e_1_2_10_1_2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2444094"},{"key":"e_1_2_10_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2227969"},{"key":"e_1_2_10_3_2","doi-asserted-by":"publisher","DOI":"10.1063\/1.5118217"},{"key":"e_1_2_10_4_2","doi-asserted-by":"publisher","DOI":"10.1002\/adma.202003610"},{"key":"e_1_2_10_5_2","doi-asserted-by":"publisher","DOI":"10.1016\/S0893-6080(97)00011-7"},{"key":"e_1_2_10_6_2","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2022.22.1.30"},{"key":"e_1_2_10_7_2","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/24\/38\/382001"},{"key":"e_1_2_10_8_2","doi-asserted-by":"publisher","DOI":"10.1007\/s10489-022-03783-y"},{"key":"e_1_2_10_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3099769"},{"key":"e_1_2_10_10_2","doi-asserted-by":"publisher","DOI":"10.1113\/jphysiol.1952.sp004716"},{"key":"e_1_2_10_11_2","doi-asserted-by":"publisher","DOI":"10.1113\/jphysiol.1952.sp004764"},{"key":"e_1_2_10_12_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2014.09.003"},{"key":"e_1_2_10_13_2","doi-asserted-by":"crossref","unstructured":"SainathT. N. MohamedA.-R. KingsburyB. andRamabhadranB. Deep convolutional neural networks for LVCSR 2013 IEEE International Conference on Acoustics Speech and Signal Processing 2013 Vancouver BC Canada IEEE 8614\u20138618 https:\/\/doi.org\/10.1109\/ICASSP.2013.6639347 2-s2.0-84890525984.","DOI":"10.1109\/ICASSP.2013.6639347"},{"key":"e_1_2_10_14_2","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-022-29491-2"},{"key":"e_1_2_10_15_2","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-022-07505-9"},{"key":"e_1_2_10_16_2","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/24\/38\/384011"},{"key":"e_1_2_10_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2022.3169112"},{"key":"e_1_2_10_18_2","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-022-13121-4"},{"key":"e_1_2_10_19_2","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-022-04992-8"},{"key":"e_1_2_10_20_2","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2022.22.6.387"},{"key":"e_1_2_10_21_2","doi-asserted-by":"crossref","unstructured":"KangW.-M. KimC.-H. LeeS. WooS. Y. BaeJ.-H. ParkB.-G. andLeeJ.-H. A Spiking neural network with a global self-controller for unsupervised learning based on spike-timing-dependent plasticity using flash memory synaptic devices 2019 International Joint Conference on Neural Networks (IJCNN) 2019 Budapest Hungary IEEE 1\u20137 https:\/\/doi.org\/10.1109\/IJCNN.2019.8851744 2-s2.0-85073242477.","DOI":"10.1109\/IJCNN.2019.8851744"},{"key":"e_1_2_10_22_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4613-1639-8"},{"key":"e_1_2_10_23_2","doi-asserted-by":"publisher","DOI":"10.1038\/354515a0"},{"key":"e_1_2_10_24_2","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781107447615"},{"key":"e_1_2_10_25_2","doi-asserted-by":"publisher","DOI":"10.1007\/s00422-006-0068-6"},{"key":"e_1_2_10_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.820440"},{"key":"e_1_2_10_27_2","doi-asserted-by":"crossref","unstructured":"IndiveriG. A low-power adaptive integrate-and-fire neuron circuit 4 Proceedings of the 2003 International Symposium on Circuits and Systems 2003. ISCAS \u201903 2003 Bangkok Thailand IEEE IV\u2013IV https:\/\/doi.org\/10.1109\/ISCAS.2003.1206342.","DOI":"10.1109\/ISCAS.2003.1206342"},{"key":"e_1_2_10_28_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-27835-1_15"},{"key":"e_1_2_10_29_2","doi-asserted-by":"publisher","DOI":"10.1063\/1.5031929"},{"key":"e_1_2_10_30_2","doi-asserted-by":"crossref","unstructured":"LeeY. J. LeeJ. KimY. B. AyersJ. VolkovskiiA. SelverstonA. AbarbanelH. andRabinovichM. Low power real time electronic neuron VLSI design using subthreshold technique 2004 IEEE International Symposium on Circuits and Systems (ISCAS) 2004 Vancouver BC Canada IEEE IV\u2013744-7 https:\/\/doi.org\/10.1109\/ISCAS.2004.1329111.","DOI":"10.1109\/ISCAS.2004.1329111"},{"key":"e_1_2_10_31_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2007.12.037"},{"key":"e_1_2_10_32_2","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2005.860850"},{"key":"e_1_2_10_33_2","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2018.00704"},{"key":"e_1_2_10_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2314454"},{"key":"e_1_2_10_35_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2021.09.004"},{"key":"e_1_2_10_36_2","doi-asserted-by":"crossref","unstructured":"KotariyaV.andGangulyU. Spiking-GAN: a spiking generative adversarial network using time-to-first-spike coding 2022 International Joint Conference on Neural Networks (IJCNN) 2022 Padua Italy IEEE 1\u20137 https:\/\/doi.org\/10.1109\/IJCNN55064.2022.9892262.","DOI":"10.1109\/IJCNN55064.2022.9892262"},{"key":"e_1_2_10_37_2","unstructured":"BSIM3 Model by the BSIM research group http:\/\/bsim.berkeley.edu\/models\/bsim3\/."}],"container-title":["IET Circuits, Devices &amp; Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/downloads.hindawi.com\/journals\/ietcds\/2023\/1052063.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/downloads.hindawi.com\/journals\/ietcds\/2023\/1052063.xml","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/ietresearch.onlinelibrary.wiley.com\/doi\/pdf\/10.1049\/2023\/1052063","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,5]],"date-time":"2025-11-05T17:06:35Z","timestamp":1762362395000},"score":1,"resource":{"primary":{"URL":"https:\/\/ietresearch.onlinelibrary.wiley.com\/doi\/10.1049\/2023\/1052063"}},"subtitle":[],"editor":[{"given":"Paolo","family":"Marconcini","sequence":"additional","affiliation":[],"role":[{"role":"editor","vocabulary":"crossref"}]}],"short-title":[],"issued":{"date-parts":[[2023,1]]},"references-count":37,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2023,1]]}},"alternative-id":["10.1049\/2023\/1052063"],"URL":"https:\/\/doi.org\/10.1049\/2023\/1052063","archive":["Portico"],"relation":{},"ISSN":["1751-858X","1751-8598"],"issn-type":[{"value":"1751-858X","type":"print"},{"value":"1751-8598","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,1]]},"assertion":[{"value":"2023-05-28","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-12-02","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-12-26","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}],"article-number":"1052063"}}