{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,8]],"date-time":"2026-03-08T22:19:57Z","timestamp":1773008397917,"version":"3.50.1"},"reference-count":27,"publisher":"Institution of Engineering and Technology (IET)","issue":"1","license":[{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"vor","delay-in-days":334,"URL":"http:\/\/creativecommons.org\/licenses\/by\/4.0\/"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/doi.wiley.com\/10.1002\/tdm_license_1.1"}],"funder":[{"DOI":"10.13039\/501100003621","name":"Ministry of Science, ICT and Future Planning","doi-asserted-by":"publisher","award":["2022M3I7A1078936"],"award-info":[{"award-number":["2022M3I7A1078936"]}],"id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003621","name":"Ministry of Science, ICT and Future Planning","doi-asserted-by":"publisher","award":["RS-2023-00258527"],"award-info":[{"award-number":["RS-2023-00258527"]}],"id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["ietresearch.onlinelibrary.wiley.com"],"crossmark-restriction":true},"short-container-title":["IET Circuits, Devices &amp; Systems"],"published-print":{"date-parts":[[2025,1]]},"abstract":"<jats:p>This study examines the influence of cell capacitance on data retention characteristics in dynamic random access memory (DRAM) cells composed of two transistors, in short, 2\u2010transistor (2T) DRAM. The 2T DRAM is gaining attention not only as a standalone memory technology but also as a critical component for processing\u2010in\u2010memory (PIM) applications, offering the full compatibility with standard Si processing. The 2T configuration employs separate transistors for write and read operations, enabling flexible bit\u2010cell design and efficient parallel processing in PIM architectures. However, the small storage node (SN) capacitance, especially when the cell capacitor is truncated, poses challenges for data retention. This work presents a design methodology to enhance data retention in 2T DRAM cells by optimizing transistor dimensions and biasing schemes. Circuit simulations using the 180\u2009nm standard process show that the proposed approach improves retention time by 35% and reduces leakage current by 22% compared to baseline designs. Furthermore, the write transistor current demonstrates a 15% improvement in stability during repeated read operations within the retention time. These results highlight the potential of the proposed design to mitigate retention\u2010related issues and enhance computational accuracy in PIM applications.<\/jats:p>","DOI":"10.1049\/cds2\/4669819","type":"journal-article","created":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T11:59:52Z","timestamp":1764590392000},"update-policy":"https:\/\/doi.org\/10.1002\/crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Assessment of Data Retainability of 2T DRAM for Processing\u2010In\u2010Memory Application"],"prefix":"10.1049","volume":"2025","author":[{"given":"Ju Hong","family":"Min","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Soomin","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-7124-0742","authenticated-orcid":false,"given":"Jang Hyun","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8520-718X","authenticated-orcid":false,"given":"Seongjae","family":"Cho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"265","published-online":{"date-parts":[[2025,12,1]]},"reference":[{"key":"e_1_2_11_1_2","doi-asserted-by":"crossref","unstructured":"G\u00f3mez-LunaJ. HajjI. El FernandezI. GiannoulaC. OliveiraG. F. andMutluO. Benchmarking Memory-Centric Computing Systems: Analysis of Real Processing-In-Memory Hardware IEEE 12th International Green and Sustainable Computing Conference (IGSC) 2021 1\u20137.","DOI":"10.1109\/IGSC54211.2021.9651614"},{"key":"e_1_2_11_2_2","article-title":"Medium-Temperature-Oxidized GeO Resistive-Switching Random-Access Memory and Its Applicability in Processing-in-Memory","volume":"17","author":"Mohanan K. U.","year":"2022","journal-title":"Nanoscale Research Letters"},{"key":"e_1_2_11_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2021.3127517"},{"key":"e_1_2_11_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2022.3170235"},{"key":"e_1_2_11_5_2","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2022.22.1.30"},{"key":"e_1_2_11_6_2","doi-asserted-by":"publisher","DOI":"10.1049\/ipr2.12235"},{"key":"e_1_2_11_7_2","doi-asserted-by":"publisher","DOI":"10.1049\/ell2.13186"},{"key":"e_1_2_11_8_2","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2020.0008"},{"key":"e_1_2_11_9_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-020-3227-1"},{"key":"e_1_2_11_10_2","first-page":"191","volume-title":"Applications of Emerging Memory Technology: Beyond Storage","author":"Talati N.","year":"2019"},{"key":"e_1_2_11_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2022.3164651"},{"key":"e_1_2_11_12_2","doi-asserted-by":"crossref","unstructured":"WangT. ShenZ. andShaoZ. CNN Acceleration With Joint Optimization of Practical PIM and GPU on Embedded Devices IEEE 40th International Conference on Computer Design (ICCD) 2022 377\u2013384.","DOI":"10.1109\/ICCD56317.2022.00062"},{"key":"e_1_2_11_13_2","doi-asserted-by":"crossref","unstructured":"KimS. KimS. ChoK. ShinT. ParkH. andLhoD. Processing-in-Memory in High Bandwidth Memory (PIM-HBM) Architecture With Energy-Efficient and Low Latency Channels for High Bandwidth System IEEE 28th Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS) 2019 1\u20133.","DOI":"10.1109\/EPEPS47316.2019.193209"},{"key":"e_1_2_11_14_2","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2024.24.3.218"},{"key":"e_1_2_11_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842846"},{"key":"e_1_2_11_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2963911"},{"key":"e_1_2_11_17_2","doi-asserted-by":"crossref","unstructured":"SeshadriV. Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology 2017 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO) 2017 Boston MA USA 273\u2013287.","DOI":"10.1145\/3123939.3124544"},{"key":"e_1_2_11_18_2","doi-asserted-by":"crossref","unstructured":"SeshadriV. RowClone: Fast and Energy-Efficient in-DRAM Bulk Data Copy and Initialization 2013 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO) 2013 Davis CA USA 185\u2013197 https:\/\/doi.org\/10.1145\/2540708.2540725 2-s2.0-84892504664.","DOI":"10.1145\/2540708.2540725"},{"key":"e_1_2_11_19_2","doi-asserted-by":"crossref","unstructured":"LiH. LinY. HuangR. SongL. ZouQ. andWuJ. Novel 2T Gain Cell With Enhanced Retention Time for Embedded DRAM Application Proc. 2014 12th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT) 2014 1\u20133.","DOI":"10.1109\/ICSICT.2014.7021626"},{"key":"e_1_2_11_20_2","doi-asserted-by":"crossref","unstructured":"ZhaoY. ShenZ. XuJ. ChaiK. C. T. WuY. andWangC. A Novel Transpose 2T-DRAM Based Computing-in-Memory Architecture for On-Chip DNN Training and Inference IEEE 5th International Conference on Artificial Intelligence Circuits and Systems (AICAS) 2023 Hangzhou China 1\u20134.","DOI":"10.1109\/AICAS57966.2023.10168641"},{"key":"e_1_2_11_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168729"},{"key":"e_1_2_11_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2128150"},{"key":"e_1_2_11_23_2","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea3020054"},{"key":"e_1_2_11_24_2","unstructured":"Technology Overview by Nodes of DB HiTek (online) https:\/\/dbhitek.com\/kr\/default.asp."},{"key":"e_1_2_11_25_2","doi-asserted-by":"crossref","unstructured":"ZhaoZ. Computational Associative Memory Based on Monolithically Integrated Metal-Oxide Thin Film Transistors for Update-Frequent Search Applications IEEE International Electron Devices Meeting (IEDM) 2021 San Francisco CA USA 3761\u20133764 https:\/\/doi.org\/10.1109\/IEDM19574.2021.9720705.","DOI":"10.1109\/IEDM19574.2021.9720705"},{"key":"e_1_2_11_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2305016"},{"key":"e_1_2_11_27_2","doi-asserted-by":"crossref","unstructured":"MinK. K. Study on the Sub-Threshold Margin Characteristics of the Extremely Scaled 3-D DRAM Cell Transistors IEEE International Memory Workshop (IMW) 2015 1\u20134.","DOI":"10.1109\/IMW.2015.7150305"}],"container-title":["IET Circuits, Devices &amp; Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/ietresearch.onlinelibrary.wiley.com\/doi\/pdf\/10.1049\/cds2\/4669819","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/ietresearch.onlinelibrary.wiley.com\/doi\/full-xml\/10.1049\/cds2\/4669819","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/ietresearch.onlinelibrary.wiley.com\/doi\/pdf\/10.1049\/cds2\/4669819","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,8]],"date-time":"2026-03-08T20:21:32Z","timestamp":1773001292000},"score":1,"resource":{"primary":{"URL":"https:\/\/ietresearch.onlinelibrary.wiley.com\/doi\/10.1049\/cds2\/4669819"}},"subtitle":[],"editor":[{"given":"Jin-Xu","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"editor","vocabulary":"crossref"}]}],"short-title":[],"issued":{"date-parts":[[2025,1]]},"references-count":27,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2025,1]]}},"alternative-id":["10.1049\/cds2\/4669819"],"URL":"https:\/\/doi.org\/10.1049\/cds2\/4669819","archive":["Portico"],"relation":{},"ISSN":["1751-858X","1751-8598"],"issn-type":[{"value":"1751-858X","type":"print"},{"value":"1751-8598","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,1]]},"assertion":[{"value":"2024-01-24","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-11-04","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-12-01","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}],"article-number":"4669819"}}