{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T12:02:26Z","timestamp":1774699346333,"version":"3.50.1"},"reference-count":54,"publisher":"Institution of Engineering and Technology (IET)","issue":"1","license":[{"start":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T00:00:00Z","timestamp":1774656000000},"content-version":"vor","delay-in-days":86,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/doi.wiley.com\/10.1002\/tdm_license_1.1"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["ietresearch.onlinelibrary.wiley.com"],"crossmark-restriction":true},"short-container-title":["IET Computers &amp;amp; Digital Techniques"],"published-print":{"date-parts":[[2026,1]]},"abstract":"<jats:p>As the demand for low\u2010power electronic products grows, asynchronous circuits are considered a good alternative for addressing power consumption issues. Applying dynamic voltage scaling (DVS) in asynchronous circuits can further improve their power efficiency. However, asynchronous circuits face challenges, such as performance analysis considering voltage, temperature, and process variations. This paper proposes a new statistical performance analysis model for asynchronous pipelines. This model can be applied to two different styles of asynchronous circuits. The results show that this model has reasonable accuracy on estimated mean delay (2% error on average) compared to detailed analysis carried out with low\u2010level Monte Carlo (MC) circuit simulations.<\/jats:p>","DOI":"10.1049\/cdt2\/1529127","type":"journal-article","created":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T11:27:43Z","timestamp":1774697263000},"update-policy":"https:\/\/doi.org\/10.1002\/crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Statistical Performance Analysis Framework for Bundled\u2010Data Asynchronous Circuits With Dynamic Voltage Scaling"],"prefix":"10.1049","volume":"2026","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-8981-6420","authenticated-orcid":false,"given":"Maryem","family":"Benyoussef","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1765-9170","authenticated-orcid":false,"given":"Claude","family":"Thibeault","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3404-9959","authenticated-orcid":false,"given":"Yvon","family":"Savaria","sequence":"additional","affiliation":[]}],"member":"265","published-online":{"date-parts":[[2026,3,28]]},"reference":[{"key":"e_1_2_11_1_2","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1007\/978-3-031-12751-9_4","volume-title":"Noise Contamination in Nanoscale VLSI Circuits","author":"Sayil S.","year":"2022"},{"key":"e_1_2_11_2_2","volume-title":"Asynchronous Circuit Applications","author":"Di J.","year":"2020"},{"key":"e_1_2_11_3_2","doi-asserted-by":"crossref","unstructured":"GimenezG. SimaticJ. andFesquetL. From Signal Transition Graphs to Timing Closure: Application to Bundled-Data Circuits 2019 25th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC) 2019 IEEE.","DOI":"10.1109\/ASYNC.2019.00020"},{"key":"e_1_2_11_4_2","doi-asserted-by":"crossref","volume-title":"Nano-CMOS and Post-CMOS Electronics-Circuits and Design","author":"Mohanty S. P.","DOI":"10.1049\/PBCS030E"},{"key":"e_1_2_11_5_2","doi-asserted-by":"crossref","DOI":"10.1049\/PBCS057E","volume-title":"Cross-Layer Reliability of Computing Systems: Materials, Circuits and Devices","author":"Natale G. D.","year":"2020"},{"key":"e_1_2_11_6_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2014.07.001"},{"key":"e_1_2_11_7_2","first-page":"93","article-title":"Managing Process Variation in Intel\u2019s 45nm CMOS Technology","volume":"12","author":"Kuhn K.","year":"2008","journal-title":"Intel Technology Journal"},{"key":"e_1_2_11_8_2","volume-title":"Process Variations and Probabilistic Integrated Circuit Design","author":"Dietrich M.","year":"2011"},{"key":"e_1_2_11_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907047"},{"key":"e_1_2_11_10_2","doi-asserted-by":"crossref","unstructured":"BenyoussefM. ThibeaultC. andSavariaY. A Prediction Model for Implementing DVS in Single-Rail Bundled-Data Handshake-Free Asynchronous Circuits IEEE International Symposium on Circuits and Systems (ISCAS) 2019 IEEE.","DOI":"10.1109\/ISCAS.2019.8702787"},{"key":"e_1_2_11_11_2","volume-title":"DTU Compute","author":"Spars\u00f8 J.","year":"2020"},{"key":"e_1_2_11_12_2","volume-title":"Asynchronous Circuits for Dynamic Voltage Scaling","author":"Chong K.-S.","year":"2020"},{"key":"e_1_2_11_13_2","doi-asserted-by":"crossref","unstructured":"CortadellaJ. LuponM. MorenoA. RocaA. andSapatnekarS. S. Ring Oscillator Clocks and Margins 2016 22nd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC) 2016 IEEE.","DOI":"10.1109\/ASYNC.2016.14"},{"key":"e_1_2_11_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3038337"},{"key":"e_1_2_11_15_2","doi-asserted-by":"crossref","unstructured":"ZhouL. XiaoS. andWangH. et al.An Efficient Asynchronous Circuits Design Flow With Backward Delay Propagation Constraint 2024 Design Automation & Test in Europe Conference & Exhibition (DATE) 2024 IEEE.","DOI":"10.23919\/DATE58400.2024.10546503"},{"key":"e_1_2_11_16_2","doi-asserted-by":"crossref","unstructured":"MamaghaniM. J. GarsideJ. andEdwardsD. De-Elastisation: From Asynchronous Dataflows to Synchronous Circuits 2015 Design Automation & Test in Europe Conference & Exhibition (DATE) 2015 IEEE.","DOI":"10.7873\/DATE.2015.0759"},{"key":"e_1_2_11_17_2","first-page":"1","article-title":"Statistical Static Timing Analysis via Modern Optimization Lens: I. Histogram-Based Approach","volume":"25","author":"Bos\u00e1k A.","year":"2023","journal-title":"Optimization and Engineering"},{"key":"e_1_2_11_18_2","doi-asserted-by":"crossref","unstructured":"ForzanC.andPandiniD. Why we Need Statistical Static Timing Analysis 200725th International Conference on Computer Design 2007 IEEE.","DOI":"10.1109\/ICCD.2007.4601885"},{"key":"e_1_2_11_19_2","doi-asserted-by":"publisher","DOI":"10.1561\/1000000008"},{"key":"e_1_2_11_20_2","doi-asserted-by":"crossref","DOI":"10.1109\/9780470544365","volume-title":"Design of High-Performance Microprocessor Circuits","author":"Chandrakasan A. P.","year":"2000"},{"key":"e_1_2_11_21_2","doi-asserted-by":"crossref","DOI":"10.1007\/978-0-387-71713-5","volume-title":"Low Power Design Essentials","author":"Rabaey J.","year":"2009"},{"key":"e_1_2_11_22_2","volume-title":"2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No. 00CH37104)","author":"Tanaka T.","year":"2000"},{"key":"e_1_2_11_23_2","doi-asserted-by":"crossref","unstructured":"RodolfoT. A. SartoriM. L. MoreiraM. T. andCalazansN. L. Quasi Delay Insensitive FIFOs: Design Choices Exploration and Comparison IEEE International Symposium on Circuits and Systems (ISCAS). 2021 2021 IEEE.","DOI":"10.1109\/ISCAS51556.2021.9401566"},{"key":"e_1_2_11_24_2","volume-title":"Concevoir des circuits s\u00e9curis\u00e9s \u00e0 tr\u00e8s faible consommation: une alternative bas\u00e9e sur l\u2019asynchrone","author":"Gimenez G. G.","year":"2021"},{"key":"e_1_2_11_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3100524"},{"key":"e_1_2_11_26_2","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-18397-3","volume-title":"Completion Detection in Asynchronous Circuits: Toward Solution of Clock-Related Design Challenges","author":"Srivastava P.","year":"2022"},{"key":"e_1_2_11_27_2","doi-asserted-by":"crossref","unstructured":"WuerdigR. N. SartoriM. L. AbreuB. A. BampiS. andCalazansN. L. Mitigating Asynchronous QDI Drawbacks on MAC Operators With Approximate Multipliers 2022 IEEE International Symposium on Circuits and Systems (ISCAS) 2022 IEEE.","DOI":"10.1109\/ISCAS48785.2022.9937420"},{"key":"e_1_2_11_28_2","doi-asserted-by":"crossref","unstructured":"SartoriM. L. WuerdigR. N. MoreiraM. T. BampiS. andCalazansN. L. Leveraging QDI Robustness to Simplify the Design of IoT Circuits IEEE International Symposium on Circuits and Systems (ISCAS). 2020 2020 IEEE.","DOI":"10.1109\/ISCAS45731.2020.9181139"},{"key":"e_1_2_11_29_2","doi-asserted-by":"publisher","DOI":"10.1145\/3534971"},{"key":"e_1_2_11_30_2","doi-asserted-by":"publisher","DOI":"10.1108\/COMPEL-03-2016-0118"},{"key":"e_1_2_11_31_2","doi-asserted-by":"crossref","unstructured":"LiuT.-T.andRabaeyJ. M. Statistical Analysis and Optimization of Asynchronous Digital Circuits 2012 IEEE 18th International Symposium on Asynchronous Circuits and Systems 2012 IEEE.","DOI":"10.1109\/ASYNC.2012.21"},{"key":"e_1_2_11_32_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.04.003"},{"key":"e_1_2_11_33_2","doi-asserted-by":"publisher","DOI":"10.29292\/jics.v17i3.650"},{"key":"e_1_2_11_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2255624"},{"key":"e_1_2_11_35_2","doi-asserted-by":"crossref","unstructured":"CaoY.andClarkL. T. Mapping Statistical Process Variations Toward Circuit Performance Variability: An Analytical Modeling Approach Proceedings of the 42nd annual Design Automation Conference (DAC) 2005 ACM.","DOI":"10.1145\/1065579.1065752"},{"key":"e_1_2_11_36_2","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2018.5040"},{"key":"e_1_2_11_37_2","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-019-05832-w"},{"key":"e_1_2_11_38_2","doi-asserted-by":"crossref","unstructured":"HasibO. A.-T. SavariaY. andThibeaultC. WeSPer: A Flexible Small Delay Defect Quality Metric 2016 IEEE 34th VLSI Test Symposium (VTS) 2016 IEEE.","DOI":"10.1109\/VTS.2016.7477266"},{"key":"e_1_2_11_39_2","doi-asserted-by":"crossref","unstructured":"LaurenceM. Introduction to Octasic Asynchronous Processor Technology 2012 IEEE 18th International Symposium on Asynchronous Circuits and Systems. 2012 2012 IEEE.","DOI":"10.1109\/ASYNC.2012.28"},{"key":"e_1_2_11_40_2","doi-asserted-by":"publisher","DOI":"10.26599\/TST.2021.9010089"},{"key":"e_1_2_11_41_2","unstructured":"NassifS. R. Modeling and Analysis of Manufacturing Variations Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No. 01CH37169) 2001 IEEE."},{"key":"e_1_2_11_42_2","doi-asserted-by":"crossref","unstructured":"ZhanY. StrojwasA. J. LiX. PileggiL. T. NewmarkD. andSharmaM. Correlation-Aware Statistical Timing Analysis With Non-Gaussian Delay Distributions Proceedings of the 42nd Annual Design Automation Conference (DAC) 2005 ACM.","DOI":"10.1109\/DAC.2005.193777"},{"key":"e_1_2_11_43_2","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.1.18"},{"key":"e_1_2_11_44_2","unstructured":"SavariaY. The Design of Digital Machines Tolerant of Soft Errors 1985."},{"key":"e_1_2_11_45_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2014.09.025"},{"key":"e_1_2_11_46_2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2007724"},{"key":"e_1_2_11_47_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2023.115080"},{"key":"e_1_2_11_48_2","volume-title":"CHAPTER 11-Probability and Random Variables, Mathematics for Neuroscientists","author":"Gabbiani F.","year":"2010"},{"key":"e_1_2_11_49_2","doi-asserted-by":"crossref","unstructured":"SalzmannJ. SillF. andTimmermannD. Algorithm for Fast Statistical Timing Analysis 2007 International Symposium on System-on-Chip 2007 IEEE.","DOI":"10.1109\/ISSOC.2007.4427424"},{"key":"e_1_2_11_50_2","unstructured":"MishagliD. KoskinE. andBlokhinaE. Gate--Level Statistical Timing Analysis: Exact Solutions Approximations and Algorithms 2024 arXiv preprint arXiv: 2401.03588."},{"key":"e_1_2_11_51_2","volume-title":"Pr\u00e9diction et analyse statistique des performances des circuits asynchrones dans un contexte d\u2019adaptation dynamique de la tension d\u2019alimentation","author":"Benyoussef M.","year":"2024"},{"key":"e_1_2_11_52_2","volume-title":"Bsim4. 6.0 Mosfet Model","author":"Dunga M. V.","year":"2006"},{"key":"e_1_2_11_53_2","doi-asserted-by":"crossref","unstructured":"RajiM. GhavamiB. andPedramH. Statistical Static Performance Analysis of Asynchronous Circuits Considering Process Variation 2009 10th International Symposium on Quality Electronic Design 2009 IEEE.","DOI":"10.1109\/ISQED.2009.4810310"},{"key":"e_1_2_11_54_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2008.10.002"}],"container-title":["IET Computers &amp; Digital Techniques"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/ietresearch.onlinelibrary.wiley.com\/doi\/pdf\/10.1049\/cdt2\/1529127","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/ietresearch.onlinelibrary.wiley.com\/doi\/full-xml\/10.1049\/cdt2\/1529127","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/ietresearch.onlinelibrary.wiley.com\/doi\/pdf\/10.1049\/cdt2\/1529127","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T11:27:56Z","timestamp":1774697276000},"score":1,"resource":{"primary":{"URL":"https:\/\/ietresearch.onlinelibrary.wiley.com\/doi\/10.1049\/cdt2\/1529127"}},"subtitle":[],"editor":[{"given":"Davide","family":"Bertozzi","sequence":"additional","affiliation":[]}],"short-title":[],"issued":{"date-parts":[[2026,1]]},"references-count":54,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2026,1]]}},"alternative-id":["10.1049\/cdt2\/1529127"],"URL":"https:\/\/doi.org\/10.1049\/cdt2\/1529127","archive":["Portico"],"relation":{},"ISSN":["1751-8601","1751-861X"],"issn-type":[{"value":"1751-8601","type":"print"},{"value":"1751-861X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,1]]},"assertion":[{"value":"2024-03-13","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2026-02-25","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2026-03-28","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}],"article-number":"1529127"}}