{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,11,13]],"date-time":"2024-11-13T05:33:58Z","timestamp":1731476038383,"version":"3.28.0"},"reference-count":20,"publisher":"Institution of Engineering and Technology (IET)","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IET Circuits Devices Syst."],"published-print":{"date-parts":[[2007,2,15]]},"DOI":"10.1049\/iet-cds:20045173","type":"journal-article","created":{"date-parts":[[2007,3,13]],"date-time":"2007-03-13T14:03:52Z","timestamp":1173794632000},"page":"93-101","source":"Crossref","is-referenced-by-count":8,"title":["Design and analysis of digital data recovery circuits using oversampling"],"prefix":"10.1049","volume":"1","author":[{"given":"S.-J.","family":"Jou","sequence":"first","affiliation":[{"name":"Department of Electronics Engineering, National Chiao Tung University, Hsin-Chu, Taiwan, Republic of China"}]},{"given":"C.-H.","family":"Lin","sequence":"additional","affiliation":[{"name":"Department of Electronics Engineering, National Chiao Tung University, Hsin-Chu, Taiwan, Republic of China"}]},{"given":"Y.-H.","family":"Chen","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Central University, Chung-Li, Taiwan, Republic of China"}]},{"given":"Z.-H.","family":"Li","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Central University, Chung-Li, Taiwan, Republic of China"}]}],"member":"265","reference":[{"key":"10.1049\/iet-cds:20045173_r1","doi-asserted-by":"publisher","DOI":"10.1109\/4.375953"},{"key":"10.1049\/iet-cds:20045173_r2","doi-asserted-by":"publisher","DOI":"10.1109\/4.545825"},{"key":"10.1049\/iet-cds:20045173_r3","doi-asserted-by":"publisher","DOI":"10.1109\/4.634670"},{"key":"10.1049\/iet-cds:20045173_r4","doi-asserted-by":"publisher","DOI":"10.1109\/40.653013"},{"key":"10.1049\/iet-cds:20045173_r5","doi-asserted-by":"publisher","DOI":"10.1109\/4.668999"},{"key":"10.1049\/iet-cds:20045173_r6","doi-asserted-by":"publisher","DOI":"10.1109\/4.668986"},{"key":"10.1049\/iet-cds:20045173_r7","doi-asserted-by":"publisher","DOI":"10.1109\/4.735557"},{"key":"10.1049\/iet-cds:20045173_r8","doi-asserted-by":"crossref","first-page":"757","DOI":"10.1109\/4.841504","volume":"35","author":"Ramin","year":"2000","ISSN":"http:\/\/id.crossref.org\/issn\/0018-9200","issn-type":"print"},{"key":"10.1049\/iet-cds:20045173_r9","doi-asserted-by":"crossref","first-page":"490","DOI":"10.1109\/5.920580","volume":"89","author":"Hou","year":"2001","ISSN":"http:\/\/id.crossref.org\/issn\/0018-9219","issn-type":"print"},{"key":"10.1049\/iet-cds:20045173_r10","doi-asserted-by":"publisher","DOI":"10.1109\/4.972148"},{"key":"10.1049\/iet-cds:20045173_r11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804342"},{"journal-title":"Proc. 15th Annual IEEE Int. ASIC\u2215SOC Conf., 2003","first-page":"49","author":"Jou","key":"10.1049\/iet-cds:20045173_r12"},{"key":"10.1049\/iet-cds:20045173_r13","doi-asserted-by":"publisher","DOI":"10.1109\/4.808920"},{"key":"10.1049\/iet-cds:20045173_r14","doi-asserted-by":"crossref","first-page":"1683","DOI":"10.1109\/4.641688","volume":"32","author":"Sidiropoulos","year":"1997","ISSN":"http:\/\/id.crossref.org\/issn\/0018-9200","issn-type":"print"},{"key":"10.1049\/iet-cds:20045173_r15","unstructured":"Fiber channel-methodologies for jitter specification, T11.2\u2215Project 1230\u2215Rev 10, June, 1999"},{"key":"10.1049\/iet-cds:20045173_r16","unstructured":"Jitter specification made easy: a heuristic discussion of fibre channel and gigabit Ethernet methods, Rev 0, Feb 6, 2001"},{"key":"10.1049\/iet-cds:20045173_r17","unstructured":"Universal Serial Bus specification revision 2.0, Mar 2000"},{"key":"10.1049\/iet-cds:20045173_r18","unstructured":"\u2018IEEE Draft Standard for a high performance serial bus (supplement)\u2019, P1394b Draft 1.3.1, 15, Oct, 2001"},{"key":"10.1049\/iet-cds:20045173_r19","unstructured":"Application Note HFAN-4.5.0 (Rev. 0, 12\u221500) Maxim integrated products"},{"key":"10.1049\/iet-cds:20045173_r20","first-page":"440","volume":"27","author":"Widmer","year":"1983"}],"container-title":["IET Circuits, Devices & Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/digital-library.theiet.org\/content\/journals\/10.1049\/iet-cds_20045173?crawler=true&mimetype=application\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,12]],"date-time":"2024-11-12T17:20:27Z","timestamp":1731432027000},"score":1,"resource":{"primary":{"URL":"http:\/\/digital-library.theiet.org\/doi\/10.1049\/iet-cds%3A20045173"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,2,15]]},"references-count":20,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2007,2,15]]}},"alternative-id":["10.1049\/iet-cds:20045173"],"URL":"https:\/\/doi.org\/10.1049\/iet-cds:20045173","relation":{},"ISSN":["1751-858X","1751-8598"],"issn-type":[{"type":"print","value":"1751-858X"},{"type":"electronic","value":"1751-8598"}],"subject":[],"published":{"date-parts":[[2007,2,15]]}}}