{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,11,13]],"date-time":"2024-11-13T05:29:24Z","timestamp":1731475764324,"version":"3.28.0"},"reference-count":30,"publisher":"Institution of Engineering and Technology (IET)","issue":"5","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IET Comput. Digit. Tech."],"published-print":{"date-parts":[[2007,9,4]]},"DOI":"10.1049\/iet-cdt:20050213","type":"journal-article","created":{"date-parts":[[2007,9,14]],"date-time":"2007-09-14T22:33:48Z","timestamp":1189809228000},"page":"519-527","source":"Crossref","is-referenced-by-count":3,"title":["Modelling tools built upon the hardware description language foundation"],"prefix":"10.1049","volume":"1","author":[{"given":"A.","family":"Mantooth","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, University of Arkansas, Fayetteville, AR 72701, USA"}]},{"given":"A.","family":"Francis","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, University of Arkansas, Fayetteville, AR 72701, USA"}]},{"given":"Y.","family":"Feng","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, University of Arkansas, Fayetteville, AR 72701, USA"}]},{"given":"W.","family":"Zheng","sequence":"additional","affiliation":[{"name":"University of Arkansas, USA"}]}],"member":"265","reference":[{"key":"10.1049\/iet-cdt:20050213_r1","unstructured":"Mantooth, H.A., and Fiegenbaum, M.: \u2018Modeling with an analog hardware description language\u2019, (Kluwer Academic Publishers, Norwell, MA 1995)"},{"key":"10.1049\/iet-cdt:20050213_r2","unstructured":"Vlach, M.: \u2018Piecewise linear methods for analyzing large hierarchical networks\u2019, 1984, PhD, University of Waterloo Chapter 6, Hierarchical system description language"},{"key":"10.1049\/iet-cdt:20050213_r3","unstructured":"1076.1-1999: \u2018IEEE standard VHDL analog and mixed-signal extensions language reference manual\u2019 (IEEE Press, ISBN 0-7381-1640-8), 1999"},{"key":"10.1049\/iet-cdt:20050213_r4","unstructured":"Accellera: \u2018Verilog-AMS language reference manual \u2013 analog & mixed-signal extensions to Verilog HDL\u2019. Version 2.2, November 2004, http:\/\/www.eda.org\/verilog-ams"},{"key":"10.1049\/iet-cdt:20050213_r5","unstructured":"Fitzpatrick, D., and Miller, I.: \u2018Analog behavioral modeling with Verilog-A\u2019, (Kluwer Academic Publishers, Norwell, MA 1997)"},{"key":"10.1049\/iet-cdt:20050213_r6","unstructured":"Accellera: \u2018Proposed Verilog-A language extensions for compact modeling\u2019. Version 9, August 2004, p. 23, http:\/\/www.eda.org\/verilog-ams"},{"key":"10.1049\/iet-cdt:20050213_r7","unstructured":"\u2018Accellera Breakfast and Panel Discussion\u2019, Design and verification: can the analog\/mixed-signal (AMS) standard bridge the chasm?, (Anaheim Hilton, Anaheim, CA 2005 June)"},{"key":"10.1049\/iet-cdt:20050213_r8","unstructured":"\u2018Analog behavioral modeling: fantasy, fad, or foundation for the future?\u2019, CICC Panel Discussion, (Doubletree Hotel, San Jose, CA 2005 September, 20)"},{"key":"10.1049\/iet-cdt:20050213_r9","first-page":"1315","volume":"2","author":"Chaudhary","year":"2002","journal-title":"IEEE Int. Conf. on Communications, Circuits, and Systems (ICCCAS)"},{"key":"10.1049\/iet-cdt:20050213_r10","first-page":"149","author":"Mallick","year":"2003","journal-title":"Int. Workshop on Behavioral Modeling and Simulation (BMAS)"},{"key":"10.1049\/iet-cdt:20050213_r11","first-page":"910","author":"Mantooth","year":"2003","journal-title":"IEEE Proc. Int. Symp. on Circuits and Systems"},{"key":"10.1049\/iet-cdt:20050213_r12","unstructured":"Ashenden, P., Peterson, G.D., and Teegarden, D.A.: \u2018The systems designer's guide to VHDL-AMS\u2019, (Morgan-Kaufmann, San Francisco, CA 2003)"},{"key":"10.1049\/iet-cdt:20050213_r13","unstructured":"Comer, D.J.: \u2018Digital logic and state machine design\u2019, (CBS College Publishing, NY 1984)"},{"key":"10.1049\/iet-cdt:20050213_r14","unstructured":"IEEE-SA Standards Board\u20181076.1.1 IEEE standard VHDL analog and mixed-signal extensions\u2014packages for multiple energy domain support\u2019, ISBN 0-7381-4645-5 SH95310, 17, June, 2005"},{"key":"10.1049\/iet-cdt:20050213_r15","first-page":"6","author":"Chernukhin","year":"2005","journal-title":"Int. Workshop on Behavioral Modeling and Simulation (BMAS)"},{"key":"10.1049\/iet-cdt:20050213_r16","unstructured":"Extensible Stylesheet Language, http:\/\/www.w3.org\/TR\/xslt"},{"key":"10.1049\/iet-cdt:20050213_r17","first-page":"27","author":"Lemaitre","year":"2002","journal-title":"Proc. IEEE Custom Integrated Circuit Conf."},{"key":"10.1049\/iet-cdt:20050213_r18","unstructured":"ADMS Model Compiler http:\/\/sourceforge.net\/projects\/mot-adms"},{"key":"10.1049\/iet-cdt:20050213_r19","first-page":"249","author":"Wan","year":"2003","journal-title":"IEEE Custom Integrated Circuits Conf. (CICC)"},{"key":"10.1049\/iet-cdt:20050213_r20","unstructured":"BSIM3SOI Source code and Documentation, http:\/\/www-device.eecs.berkeley.edu\/~bsimsoi\/"},{"key":"10.1049\/iet-cdt:20050213_r21","unstructured":"VBIC BJT Model, http:\/\/www.designers-guide.org\/VBI\/"},{"key":"10.1049\/iet-cdt:20050213_r22","first-page":"6","author":"Francis","year":"2005","journal-title":"Proc. SRC TECHCON"},{"key":"10.1049\/iet-cdt:20050213_r23","first-page":"v-109","volume":"5","author":"Francis","year":"2004","journal-title":"IEEE 2004 Int. Symp. on Circuits and Systems"},{"key":"10.1049\/iet-cdt:20050213_r24","first-page":"107","author":"Chaudhary","year":"2004","journal-title":"Int. Workshop on Behavioral Modeling and Simulation (BMAS)"},{"key":"10.1049\/iet-cdt:20050213_r25","first-page":"50","author":"Kashyap","year":"2004","journal-title":"IEEE Workshop on Computers in Power Electronics (COMPEL)"},{"key":"10.1049\/iet-cdt:20050213_r26","first-page":"83","volume":"8","author":"Enz","year":"1995"},{"key":"10.1049\/iet-cdt:20050213_r27","unstructured":"BSIM3 Homepage, http:\/\/www-device.eecs.berkeley.edu\/~bsim3\/intro.html"},{"key":"10.1049\/iet-cdt:20050213_r28","unstructured":"Compact Model Council, http:\/\/www.eigroup.org\/CMC\/"},{"key":"10.1049\/iet-cdt:20050213_r29","unstructured":"\u2018The EPFL-EKV MOSFET model equations for simulation\u2019, Technical Report, Model Version 2.6, June, 1997 Revision I, September 1997, Revision II, July 1998"},{"key":"10.1049\/iet-cdt:20050213_r30","unstructured":"Nash, F.R.: \u2018Estimating device reliability: assessment of credibility\u2019, (Kluwer Academic Publishers, Norwell, MA Ch. 7"}],"container-title":["IET Computers & Digital Techniques"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/digital-library.theiet.org\/content\/journals\/10.1049\/iet-cdt_20050213?crawler=true&mimetype=application\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,12]],"date-time":"2024-11-12T15:17:16Z","timestamp":1731424636000},"score":1,"resource":{"primary":{"URL":"http:\/\/digital-library.theiet.org\/doi\/10.1049\/iet-cdt%3A20050213"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,9,4]]},"references-count":30,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2007,9,4]]}},"alternative-id":["10.1049\/iet-cdt:20050213"],"URL":"https:\/\/doi.org\/10.1049\/iet-cdt:20050213","relation":{},"ISSN":["1751-8601","1751-861X"],"issn-type":[{"type":"print","value":"1751-8601"},{"type":"electronic","value":"1751-861X"}],"subject":[],"published":{"date-parts":[[2007,9,4]]}}}