{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,11,13]],"date-time":"2024-11-13T05:29:45Z","timestamp":1731475785925,"version":"3.28.0"},"reference-count":25,"publisher":"Institution of Engineering and Technology (IET)","issue":"4","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IET Comput. Digit. Tech."],"published-print":{"date-parts":[[2007,7,2]]},"DOI":"10.1049\/iet-cdt:20070016","type":"journal-article","created":{"date-parts":[[2007,7,6]],"date-time":"2007-07-06T02:22:24Z","timestamp":1183688544000},"page":"423-433","source":"Crossref","is-referenced-by-count":2,"title":["Hardware accelerated constrained random test generation"],"prefix":"10.1049","volume":"1","author":[{"given":"B.","family":"Pal","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology, Kharagpur, 721302, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Sinha","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology, Kharagpur, 721302, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Dasgupta","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology, Kharagpur, 721302, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.P.","family":"Chakrabarti","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology, Kharagpur, 721302, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"De","sequence":"additional","affiliation":[{"name":"RMZ Infinity, Synopsys (India) Pvt. Ltd., Benniganahalli, Bangalore, 16, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"265","reference":[{"key":"10.1049\/iet-cdt:20070016_r1","unstructured":"OpenVera LRM 2.0, http:\/\/www.open-vera.com"},{"key":"10.1049\/iet-cdt:20070016_r2","unstructured":"e Reuse Methodology (eRM), www.verisity.com\\products\\erm.html"},{"key":"10.1049\/iet-cdt:20070016_r3","unstructured":"SystemVerilog 3.1a Language Reference Manual. http:\/\/www.eda.org\/sv\/SystemVerilog_3.1a.pdf"},{"key":"10.1049\/iet-cdt:20070016_r4","doi-asserted-by":"crossref","unstructured":"Dechter, R.: \u2018Constraint processing\u2019, (Morgan Kaufmann Publishers 2003),ISBN 1-55860-890-7","DOI":"10.1016\/B978-155860890-0\/50002-5"},{"key":"10.1049\/iet-cdt:20070016_r5","unstructured":"Tsang, E.: \u2018Foundations of constraint satisfaction\u2019, (Academic Press 1993)"},{"key":"10.1049\/iet-cdt:20070016_r6","first-page":"668","author":"Bauer","year":"1998","journal-title":"Proc. Design Automation Conf. (DAC)"},{"key":"10.1049\/iet-cdt:20070016_r7","doi-asserted-by":"crossref","first-page":"570","DOI":"10.1109\/DAC.2002.1012690","author":"Cadambi","year":"2002","journal-title":"Proc. Design Automation Conf. (DAC)"},{"key":"10.1049\/iet-cdt:20070016_r8","doi-asserted-by":"crossref","first-page":"109","DOI":"10.1109\/92.920826","volume":"9","author":"Suyama","year":"2001","journal-title":"Proc. IEEE Trans. on VLSI Systems"},{"key":"10.1049\/iet-cdt:20070016_r9","first-page":"171","volume":"1","author":"Varghese","year":"1993"},{"key":"10.1049\/iet-cdt:20070016_r10","unstructured":"Bergeron, J., Cerny, E., Hunter, A., and Nightingale, A.: \u2018Verification methodology manual for systemverilog\u2019, (Springer 2005),XVIII, p. 510"},{"key":"10.1049\/iet-cdt:20070016_r11","unstructured":"Reference Verification Methodology for Vera, http:\/\/www.synopsys.com\/products\/simulation\/pdf\/va\u0331vol4\u0331ids1\u0331vera.pdf"},{"key":"10.1049\/iet-cdt:20070016_r12","unstructured":"AMBA Specification Rev2.0, http:\/\/www.arm.com\/products\/solutions\/AMBA_Spec.html"},{"key":"10.1049\/iet-cdt:20070016_r13","unstructured":"IBM CoreConnect Bus Specification. www-306.ibm.com\\chis\\techlib\\techlib.nsf\\techdocs\\"},{"key":"10.1049\/iet-cdt:20070016_r14","unstructured":"PCI Bus Specification 3.0,http:\/\/www.pcisig.com\/membersdownloads\/specifications\/conventional\/PCI\u0331LB3.0-2-6-04.pdf"},{"key":"10.1049\/iet-cdt:20070016_r15","first-page":"245","author":"Chandra","year":"1992","journal-title":"Proc. Intl. Conf. on Computer Design (ICCD)"},{"key":"10.1049\/iet-cdt:20070016_r16","doi-asserted-by":"crossref","first-page":"801","DOI":"10.1109\/DAC.2002.1012732","author":"Shimizu","year":"2002","journal-title":"Proc. Design Automation Conf. (DAC)"},{"key":"10.1049\/iet-cdt:20070016_r17","first-page":"584","author":"Yuan","year":"1999","journal-title":"Proc. Int. Conf. on Computer-Aided Design (ICCAD)"},{"key":"10.1049\/iet-cdt:20070016_r18","first-page":"296","author":"Albin","year":"2003","journal-title":"Proc. of the Design Automation Conf. (DAC)"},{"key":"10.1049\/iet-cdt:20070016_r19","first-page":"113","volume":"1855","author":"Kukula","year":"2000","journal-title":"Proc. 12th Int. Conf. on Computer Aided Verification (CAV), LNCS"},{"key":"10.1049\/iet-cdt:20070016_r20","unstructured":"Example Constrained Random Test Benches. http:\/\/www.facweb.iitkgp.ernet.in\/~pallab\/Constraint1.htm"},{"key":"10.1049\/iet-cdt:20070016_r21","unstructured":"Berg de, M., Kreveld, V.M., Overmars, M., and Schwarzkopf, O.: \u2018Computational geometry: algorithms and applications\u2019, 2nd rev.(Springer Verlag 2000), p. 367 ISBN: 3-540-65620-0"},{"key":"10.1049\/iet-cdt:20070016_r22","unstructured":"Boissonnat, J., and Yvinec, M.: \u2018Algorithmic geometry\u2019, (Cambridge University Press p. 541 (translated by Bronniman H.)"},{"key":"10.1049\/iet-cdt:20070016_r23","unstructured":"ILOG CPLEX: High-performance software for mathematical programming. http:\/\/www.ilog.com\/products\/cplex\/"},{"key":"10.1049\/iet-cdt:20070016_r24","unstructured":"Design Compiler. www.synopsys.com\\products\\logic\\logic.html"},{"key":"10.1049\/iet-cdt:20070016_r25","first-page":"484","volume":"21","author":"Young-II","year":"2004"}],"container-title":["IET Computers & Digital Techniques"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/digital-library.theiet.org\/content\/journals\/10.1049\/iet-cdt_20070016?crawler=true&mimetype=application\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,12]],"date-time":"2024-11-12T15:11:10Z","timestamp":1731424270000},"score":1,"resource":{"primary":{"URL":"http:\/\/digital-library.theiet.org\/doi\/10.1049\/iet-cdt%3A20070016"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,7,2]]},"references-count":25,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2007,7,2]]}},"alternative-id":["10.1049\/iet-cdt:20070016"],"URL":"https:\/\/doi.org\/10.1049\/iet-cdt:20070016","relation":{},"ISSN":["1751-8601","1751-861X"],"issn-type":[{"type":"print","value":"1751-8601"},{"type":"electronic","value":"1751-861X"}],"subject":[],"published":{"date-parts":[[2007,7,2]]}}}