{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,11,13]],"date-time":"2024-11-13T05:29:57Z","timestamp":1731475797645,"version":"3.28.0"},"reference-count":18,"publisher":"Institution of Engineering and Technology (IET)","issue":"5","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IET Comput. Digit. Tech."],"published-print":{"date-parts":[[2007,9,4]]},"DOI":"10.1049\/iet-cdt:20070056","type":"journal-article","created":{"date-parts":[[2007,9,14]],"date-time":"2007-09-14T22:33:48Z","timestamp":1189809228000},"page":"625-631","source":"Crossref","is-referenced-by-count":2,"title":["Fast INC-XOR codec for low-power address buses"],"prefix":"10.1049","volume":"1","author":[{"given":"H.","family":"Parandeh-Afshar","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering, Nanoelectronics Center of Excellence, University of Tehran, Tehran, Iran"}]},{"given":"M.","family":"Saneei","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Nanoelectronics Center of Excellence, University of Tehran, Tehran, Iran"}]},{"given":"A.","family":"Afzali-Kusha","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Nanoelectronics Center of Excellence, University of Tehran, Tehran, Iran"}]},{"given":"M.","family":"Pedram","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering \u2013 Systems, University of Southern California, Los Angeles, CA, USA"}]}],"member":"265","reference":[{"key":"10.1049\/iet-cdt:20070056_r1","doi-asserted-by":"crossref","first-page":"49","DOI":"10.1109\/92.365453","volume":"3","author":"Stan","year":"1995","ISSN":"http:\/\/id.crossref.org\/issn\/1063-8210","issn-type":"print"},{"key":"10.1049\/iet-cdt:20070056_r2","doi-asserted-by":"crossref","first-page":"127","DOI":"10.1109\/LPE.1998.708174","author":"Shin","year":"1998","journal-title":"Proc. Int. Symp. on Low Power Electronics and Design"},{"key":"10.1049\/iet-cdt:20070056_r3","doi-asserted-by":"crossref","first-page":"77","DOI":"10.1109\/GLSV.1997.580414","author":"Benini","year":"1997","journal-title":"Proc. 7th Great Lakes Symp. on VLSI"},{"key":"10.1049\/iet-cdt:20070056_r4","doi-asserted-by":"crossref","first-page":"861","DOI":"10.1109\/DATE.1998.655959","author":"Benini","year":"1998","journal-title":"Proc. Design Automation and Test in Europe"},{"key":"10.1049\/iet-cdt:20070056_r5","doi-asserted-by":"crossref","first-page":"212","DOI":"10.1109\/92.766748","volume":"7","author":"Ramprasad","year":"1999","ISSN":"http:\/\/id.crossref.org\/issn\/1063-8210","issn-type":"print"},{"key":"10.1049\/iet-cdt:20070056_r6","first-page":"29","author":"Fornaciari","year":"2000","journal-title":"Proc. Int. Conf. on Hardware\u2013Software Codesign and System Synthesis"},{"key":"10.1049\/iet-cdt:20070056_r7","first-page":"82","author":"Aghaghiri","year":"2001","journal-title":"Proc. Int. Symp. on Low Power Electronics and Design"},{"key":"10.1049\/iet-cdt:20070056_r8","doi-asserted-by":"crossref","first-page":"470","DOI":"10.1109\/ISQED.2002.996790","author":"Aghaghiri","year":"2002","journal-title":"Proc. Int. Symp. on Quality of Electronic Designs"},{"key":"10.1049\/iet-cdt:20070056_r9","unstructured":"Parhami, B.: \u2018Computer arithmetic: algorithms and hardware designs\u2019, (Oxford University Press, New York 2000)"},{"key":"10.1049\/iet-cdt:20070056_r10","unstructured":"Zimmermann, R.: \u2018Binary adder architectures for cell-based VLSI and their synthesis\u2019, 1997, PhD, Swiss Federal Institute of Technology Zurich"},{"key":"10.1049\/iet-cdt:20070056_r11","first-page":"226","volume":"9","author":"Sklansky","year":"1960"},{"key":"10.1049\/iet-cdt:20070056_r12","doi-asserted-by":"crossref","first-page":"1163","DOI":"10.1109\/12.257703","volume":"42","author":"Tyagi","year":"1993","ISSN":"http:\/\/id.crossref.org\/issn\/0018-9340","issn-type":"print"},{"key":"10.1049\/iet-cdt:20070056_r13","unstructured":"Henessey, J.L., and Patterson, D.A.: \u2018Computer architecture: a quantitative approach\u2019, 3rd(Morgan Kaufmann Publishers 2003)"},{"key":"10.1049\/iet-cdt:20070056_r14","unstructured":"SPEC Benchmark data, http:\/\/www.spec.org"},{"key":"10.1049\/iet-cdt:20070056_r15","unstructured":"LEON2 Processor (2005), http:\/\/www.gaisler.com\/products\/leon2\/leon.html"},{"key":"10.1049\/iet-cdt:20070056_r16","unstructured":"Predictive Technology Model (PTM), http:\/\/www.eas.asu.edu\/~ptm\/"},{"year":"2006","author":"Koryfidis","key":"10.1049\/iet-cdt:20070056_r17"},{"key":"10.1049\/iet-cdt:20070056_r18","first-page":"207","author":"Mamidipaka","year":"2002","journal-title":"Proc. ISSS'02"}],"container-title":["IET Computers & Digital Techniques"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/digital-library.theiet.org\/content\/journals\/10.1049\/iet-cdt_20070056?crawler=true&mimetype=application\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,12]],"date-time":"2024-11-12T15:17:34Z","timestamp":1731424654000},"score":1,"resource":{"primary":{"URL":"http:\/\/digital-library.theiet.org\/doi\/10.1049\/iet-cdt%3A20070056"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,9,4]]},"references-count":18,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2007,9,4]]}},"alternative-id":["10.1049\/iet-cdt:20070056"],"URL":"https:\/\/doi.org\/10.1049\/iet-cdt:20070056","relation":{},"ISSN":["1751-8601","1751-861X"],"issn-type":[{"type":"print","value":"1751-8601"},{"type":"electronic","value":"1751-861X"}],"subject":[],"published":{"date-parts":[[2007,9,4]]}}}