{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,28]],"date-time":"2026-07-28T03:07:30Z","timestamp":1785208050340,"version":"3.55.0"},"reference-count":21,"publisher":"Institution of Engineering and Technology (IET)","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IET Comput. Digit. Tech."],"published-print":{"date-parts":[[2009,1,12]]},"DOI":"10.1049\/iet-cdt:20080003","type":"journal-article","created":{"date-parts":[[2008,12,22]],"date-time":"2008-12-22T23:27:13Z","timestamp":1229988433000},"page":"33-42","source":"Crossref","is-referenced-by-count":11,"title":["An integer linear programming model for mapping applications on hybrid systems"],"prefix":"10.1049","volume":"3","author":[{"given":"G.","family":"Theodoridis","sequence":"first","affiliation":[{"name":"Physics Department, Section of Electronics and Computers, Aristotle University of Thessaloniki (AUTH), Thessaloniki, Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"N.","family":"Vassiliadis","sequence":"additional","affiliation":[{"name":"Physics Department, Section of Electronics and Computers, Aristotle University of Thessaloniki (AUTH), Thessaloniki, Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S.","family":"Nikolaidis","sequence":"additional","affiliation":[{"name":"Physics Department, Section of Electronics and Computers, Aristotle University of Thessaloniki (AUTH), Thessaloniki, Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"265","reference":[{"key":"10.1049\/iet-cdt:20080003_r1","doi-asserted-by":"publisher","DOI":"10.1145\/605440.605446"},{"key":"10.1049\/iet-cdt:20080003_r2","first-page":"47","volume":"28","author":"Wan","year":"2001"},{"key":"10.1049\/iet-cdt:20080003_r3","doi-asserted-by":"publisher","DOI":"10.1023\/B:SUPE.0000045212.45532.13"},{"key":"10.1049\/iet-cdt:20080003_r4","doi-asserted-by":"crossref","first-page":"464","DOI":"10.1109\/43.75629","volume":"10","author":"Hwang","year":"1991","ISSN":"https:\/\/id.crossref.org\/issn\/0278-0070","issn-type":"print"},{"key":"10.1049\/iet-cdt:20080003_r5","first-page":"21","volume":"2","author":"Chen","year":"1994","ISSN":"https:\/\/id.crossref.org\/issn\/0278-0070","issn-type":"print"},{"key":"10.1049\/iet-cdt:20080003_r6","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008872518365"},{"key":"10.1049\/iet-cdt:20080003_r7","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1007\/BF00134684","volume":"1","author":"Gupta","year":"1996","ISSN":"https:\/\/id.crossref.org\/issn\/0929-5585","issn-type":"print"},{"key":"10.1049\/iet-cdt:20080003_r8","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008832202436"},{"key":"10.1049\/iet-cdt:20080003_r9","doi-asserted-by":"crossref","first-page":"275","DOI":"10.1109\/EDTC.1996.494313","author":"Bender","year":"1996","journal-title":"European Design & Test Conf."},{"key":"10.1049\/iet-cdt:20080003_r10","first-page":"62","author":"Dick","year":"1998","journal-title":"ICCAD Conf."},{"key":"10.1049\/iet-cdt:20080003_r11","author":"Mei","year":"2000","journal-title":"RISC Workshop on Circuit and Systems Signal Processing"},{"key":"10.1049\/iet-cdt:20080003_r12","first-page":"237","volume":"3","author":"Ghiasi","year":"2004","ISSN":"https:\/\/id.crossref.org\/issn\/1084-4309","issn-type":"print"},{"key":"10.1049\/iet-cdt:20080003_r13","author":"Rakhmatov","year":"2002","journal-title":"CODES Conf."},{"key":"10.1049\/iet-cdt:20080003_r14","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-006-8732-6"},{"key":"10.1049\/iet-cdt:20080003_r15","doi-asserted-by":"crossref","first-page":"417","DOI":"10.1145\/343647.343812","author":"Shenoy","year":"2000","journal-title":"DATE Conf."},{"key":"10.1049\/iet-cdt:20080003_r16","unstructured":"lp\u0331solve: http:\/\/groups.yahoo.com\/group\/lp_solve"},{"key":"10.1049\/iet-cdt:20080003_r17","unstructured":"http:\/\/rw4.cs.uni-sb.de\/~sander\/html\/gsvcg1.html"},{"key":"10.1049\/iet-cdt:20080003_r18","volume":"6","author":"Moscu Painante","year":"2007"},{"key":"10.1049\/iet-cdt:20080003_r19","unstructured":"Virtex FPGAS, Xilinx Inc., www.xilinx.com, 2007"},{"key":"10.1049\/iet-cdt:20080003_r20","unstructured":"Stratix FPGAs, Altera Inc., www.Altera.com, 2007"},{"key":"10.1049\/iet-cdt:20080003_r21","first-page":"62","volume":"33","author":"Callahan","year":"2000"}],"container-title":["IET Computers & Digital Techniques"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/digital-library.theiet.org\/content\/journals\/10.1049\/iet-cdt_20080003?crawler=true&mimetype=application\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,12]],"date-time":"2024-11-12T15:56:53Z","timestamp":1731427013000},"score":1,"resource":{"primary":{"URL":"http:\/\/digital-library.theiet.org\/doi\/10.1049\/iet-cdt%3A20080003"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,1,12]]},"references-count":21,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2009,1,12]]}},"alternative-id":["10.1049\/iet-cdt:20080003"],"URL":"https:\/\/doi.org\/10.1049\/iet-cdt:20080003","relation":{},"ISSN":["1751-8601","1751-861X"],"issn-type":[{"value":"1751-8601","type":"print"},{"value":"1751-861X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,1,12]]}}}