{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,11,13]],"date-time":"2024-11-13T05:29:46Z","timestamp":1731475786174,"version":"3.28.0"},"reference-count":25,"publisher":"Institution of Engineering and Technology (IET)","issue":"5","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IET Comput. Digit. Tech."],"published-print":{"date-parts":[[2007,9,4]]},"DOI":"10.1049\/iet-cdt:20060056","type":"journal-article","created":{"date-parts":[[2007,9,14]],"date-time":"2007-09-14T22:33:48Z","timestamp":1189809228000},"page":"461-471","source":"Crossref","is-referenced-by-count":7,"title":["Generation of hardware modules for run-time reconfigurable hybrid CPU\/FPGA systems"],"prefix":"10.1049","volume":"1","author":[{"given":"M.L.","family":"Silva","sequence":"first","affiliation":[{"name":"Faculdade de Engenharia, Universidadae do Porto, Rue Dr. Roberto Frias, s\/n, Porto, 4200\u2013465, Portugal"}]},{"given":"J.C.","family":"Ferreira","sequence":"additional","affiliation":[{"name":"Faculdade de Engenharia, Universidadae do Porto, Rue Dr. Roberto Frias, s\/n, Porto, 4200\u2013465, Portugal"}]}],"member":"265","reference":[{"key":"10.1049\/iet-cdt:20060056_r1","doi-asserted-by":"crossref","first-page":"247","DOI":"10.1109\/92.678880","volume":"6","author":"Wirthlin","year":"1998","ISSN":"http:\/\/id.crossref.org\/issn\/1063-8210","issn-type":"print"},{"doi-asserted-by":"crossref","unstructured":"Guccione, S.A., and Levi, D.: \u2018Design advantages of run-time reconfiguration\u2019, Schewel, J., Athanas, P.M., Guccione, S.A., Ludwig, S., McHenry, J.T., Reconfigurable technology: FPGAs for computing and applications, (SPIE 1999),Proc. SPIE3844, p. 87\u201392","key":"10.1049\/iet-cdt:20060056_r2","DOI":"10.1117\/12.359527"},{"key":"10.1049\/iet-cdt:20060056_r3","first-page":"169","author":"Silva","year":"2005","journal-title":"XX Conf. Design of Circuits and Integrated Systems (DCIS'05)"},{"key":"10.1049\/iet-cdt:20060056_r4","doi-asserted-by":"crossref","first-page":"172b","DOI":"10.1109\/IPDPS.2005.180","author":"Toscher","year":"2005","journal-title":"Proc. 19th Int. Parallel and Distributed Processing Symp."},{"key":"10.1049\/iet-cdt:20060056_r5","first-page":"135a","author":"Ullmann","year":"2004","journal-title":"Proc. 18th Int. Parallel and Distributed Processing Symp."},{"key":"10.1049\/iet-cdt:20060056_r6","doi-asserted-by":"crossref","first-page":"343","DOI":"10.1109\/DAC.2002.1012647","author":"Horta","year":"2002","journal-title":"Proc. 39th Design Automation Conf."},{"unstructured":"Xilinx: Development System Reference Guide, 2005","key":"10.1049\/iet-cdt:20060056_r7"},{"unstructured":"Xilinx: \u2018Two flows for partial reconfiguration: module base or small bit manipulations\u2019. Application note 290, 2004","key":"10.1049\/iet-cdt:20060056_r8"},{"doi-asserted-by":"crossref","unstructured":"Blodget, B., Bobda, C., Hu\u0308bner, M., and Niyonkuru, A.: \u2018Partial and dynamically reconfiguration of Xilinx Virtex-II FPGAs\u2019, Becker, J., Platzner, M., Vernalde, S., Field programmable logic and applications (Proc. FPL'04), Lecture Notes in Computer Science(Springer 2004),3203, p. 801\u2013810","key":"10.1049\/iet-cdt:20060056_r9","DOI":"10.1007\/978-3-540-30117-2_81"},{"key":"10.1049\/iet-cdt:20060056_r10","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1145\/1016568.1016580","author":"Carvalho","year":"2004","journal-title":"Proc. 17th Symp. Integr. Circuits and Syst. Design"},{"key":"10.1049\/iet-cdt:20060056_r11","first-page":"136a","author":"Ihmor","year":"2004","journal-title":"Proc. 18th Int. Parallel and Distributed Processing Symp."},{"doi-asserted-by":"crossref","unstructured":"Marescaux, T., Bartic, A., Verkest, D., Vernalde, S., and Lauwereins, R.: \u2018Interconnection networks enable fine-grain dynamic multi-tasking on FPGAs\u2019, Glesner, M., Zipf, P., Renovell, M., Field-programmable logic and applications, (Proc. FPL'02)\u2019, \u2018Lecture Notes in Computer Science, (Springer 2002),vol. 2438 p. 795\u2013805","key":"10.1049\/iet-cdt:20060056_r12","DOI":"10.1007\/3-540-46117-5_82"},{"key":"10.1049\/iet-cdt:20060056_r13","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1145\/1016568.1016583","author":"Hu\u0308bner","year":"2004","journal-title":"Proc. 17th Symp. on Integr. Circuits and Syst. Design"},{"key":"10.1049\/iet-cdt:20060056_r14","doi-asserted-by":"crossref","first-page":"97","DOI":"10.1109\/ISVLSI.2006.67","author":"Hu\u0308bner","year":"2006","journal-title":"Proc. IEEE Comput. Soc. Annu. Symp. Emerg. VLSI Technol. Archit. (ISVLSI'06)"},{"key":"10.1049\/iet-cdt:20060056_r15","doi-asserted-by":"crossref","first-page":"403","DOI":"10.1145\/1128022.1128045","author":"Kalte","year":"2006","journal-title":"Proc. 3rd Conf. Comput. Frontiers (CF'06)"},{"doi-asserted-by":"crossref","unstructured":"Guccione, S.A., and Levi, D.: \u2018XBI: a Java-based interface to FPGA hardware\u2019, Schewel, J., Configurable computing: technology and applications\u2019 \u2018Proceedings of SPIE, (SPIE 1998),vol. 3526 p. 97\u2013102","key":"10.1049\/iet-cdt:20060056_r16","DOI":"10.1117\/12.327023"},{"doi-asserted-by":"crossref","unstructured":"Horta, E.L., and Lockwood, J.W.: \u2018Automated method to generate bitstream intellectual property cores for Virtex FPGAs\u2019, Becker, J., Platzner, M., Vernalde, S., Field programmable logic and applications (Proc. FPL'04)\u2019 \u2018Lecture Notes in Computer Science, (Springer 2004),vol. 3203 p. 975\u2013979","key":"10.1049\/iet-cdt:20060056_r17","DOI":"10.1007\/978-3-540-30117-2_110"},{"key":"10.1049\/iet-cdt:20060056_r18","first-page":"192","author":"Raghavan","year":"2002","journal-title":"Proc. 16th Int. Parallel and Distributed Processing Symp., IEEE Computer Society"},{"doi-asserted-by":"crossref","unstructured":"Dyer, M., Plessl, C., and Platzner, M.: \u2018Partially reconfigurable cores for Xilinx Virtex\u2019 in\u2019, Glesner, M., Zipf, P., Renovell, M., Field-programmable logic and applications, (Proc. FPL'02)\u2019 \u2018Lecture Notes in Computer Science, (Springer 2002),vol. 2438 p. 292\u2013301","key":"10.1049\/iet-cdt:20060056_r19","DOI":"10.1007\/3-540-46117-5_31"},{"key":"10.1049\/iet-cdt:20060056_r20","doi-asserted-by":"crossref","first-page":"77","DOI":"10.1109\/RSP.2005.45","author":"Krasteva","year":"2005","journal-title":"Proc. 16th IEEE Int. Workshop Rapid Syst. Prototyp. (RSP'05), IEEE Computer Society"},{"unstructured":"Xilinx:Embedded Development Kit Documentation","key":"10.1049\/iet-cdt:20060056_r21"},{"unstructured":"Xilinx: Integrated Synthesis Environment","key":"10.1049\/iet-cdt:20060056_r22"},{"unstructured":"Xilinx: Virtex-II Pro Platform FPGA Handbook, 2002","key":"10.1049\/iet-cdt:20060056_r23"},{"key":"10.1049\/iet-cdt:20060056_r24","doi-asserted-by":"crossref","first-page":"709","DOI":"10.1016\/j.sysarc.2006.04.004","volume":"52","author":"Silva","year":"2006","ISSN":"http:\/\/id.crossref.org\/issn\/1383-7621","issn-type":"print"},{"key":"10.1049\/iet-cdt:20060056_r25","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","volume":"220","author":"Kirkpatrick","year":"1983","ISSN":"http:\/\/id.crossref.org\/issn\/0036-8075","issn-type":"print"}],"container-title":["IET Computers & Digital Techniques"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/digital-library.theiet.org\/content\/journals\/10.1049\/iet-cdt_20060056?crawler=true&mimetype=application\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,12]],"date-time":"2024-11-12T15:17:22Z","timestamp":1731424642000},"score":1,"resource":{"primary":{"URL":"http:\/\/digital-library.theiet.org\/doi\/10.1049\/iet-cdt%3A20060056"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,9,4]]},"references-count":25,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2007,9,4]]}},"alternative-id":["10.1049\/iet-cdt:20060056"],"URL":"https:\/\/doi.org\/10.1049\/iet-cdt:20060056","relation":{},"ISSN":["1751-8601","1751-861X"],"issn-type":[{"type":"print","value":"1751-8601"},{"type":"electronic","value":"1751-861X"}],"subject":[],"published":{"date-parts":[[2007,9,4]]}}}