{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T13:51:52Z","timestamp":1761486712758},"reference-count":31,"publisher":"Institution of Engineering and Technology (IET)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEE Proc., Comput. Digit. Tech."],"published-print":{"date-parts":[[1997]]},"DOI":"10.1049\/ip-cdt:19970845","type":"journal-article","created":{"date-parts":[[2002,7,26]],"date-time":"2002-07-26T11:03:57Z","timestamp":1027681437000},"page":"127","source":"Crossref","is-referenced-by-count":37,"title":["VHDL generation from hierarchical Petri net specifications of parallel controllers"],"prefix":"10.1049","volume":"144","author":[{"given":"J.M.","family":"Fernandes","sequence":"first","affiliation":[]},{"given":"M.","family":"Adamski","sequence":"additional","affiliation":[]},{"given":"A.J.","family":"Proenc\u0327a","sequence":"additional","affiliation":[]}],"member":"265","reference":[{"key":"10.1049\/ip-cdt:19970845_r1","doi-asserted-by":"crossref","first-page":"541","DOI":"10.1109\/5.24143","volume":"77","author":"Murata","year":"1989","ISSN":"http:\/\/id.crossref.org\/issn\/0018-9219","issn-type":"print"},{"key":"10.1049\/ip-cdt:19970845_r2","first-page":"451","volume":"18","author":"Pardey","year":"1994"},{"key":"10.1049\/ip-cdt:19970845_r3","doi-asserted-by":"crossref","first-page":"263","DOI":"10.1049\/ip-cdt:19951886","volume":"142","author":"Kozlowski","year":"1995","ISSN":"http:\/\/id.crossref.org\/issn\/1350-2387","issn-type":"print"},{"key":"10.1049\/ip-cdt:19970845_r4","first-page":"454","author":"Pardey","year":"1991","journal-title":"Proceedings of the IEEE International Conference on"},{"key":"10.1049\/ip-cdt:19970845_r5","doi-asserted-by":"crossref","first-page":"35","DOI":"10.1016\/0022-0000(79)90050-3","volume":"13","author":"Valette","year":"1979","ISSN":"http:\/\/id.crossref.org\/issn\/0022-0000","issn-type":"print"},{"key":"10.1049\/ip-cdt:19970845_r6","unstructured":"Fernandes, J.M.: \u2018Petri nets and VHDL on the specification of parallel controllers\u2019, July 1994, Master, Universidade do Minho Dep. Informa\u0301tica Braga Portugal in Portuguese"},{"key":"10.1049\/ip-cdt:19970845_r7","unstructured":"Schoen, J.M., \u2018Performance and fault modeling with VHDL\u2019, Petri net models, (Prentice Hall 1992),3.3.2,"},{"key":"10.1049\/ip-cdt:19970845_r8","doi-asserted-by":"crossref","unstructured":"Mermet, J., \u2018VHDL for simulation, synthesis and formal proofs of hardware\u2019, (Kluwer Academic Publishers 1992)","DOI":"10.1007\/978-1-4615-3562-1"},{"key":"10.1049\/ip-cdt:19970845_r9","first-page":"51","author":"Agarwal","year":"1990","journal-title":"1990 VHDL. Fall User's Group Meeting"},{"key":"10.1049\/ip-cdt:19970845_r10","doi-asserted-by":"crossref","unstructured":"Berge\u0301, J.-M., Fonkoua, A., Maginot, S., and Rouillard, J.: \u2018VHDL designer's reference, in, System modeling\u2019, (Kluwer Academic Publishers 1992),5, p. 129\u2013145","DOI":"10.1007\/978-1-4615-3498-3_5"},{"key":"10.1049\/ip-cdt:19970845_r11","unstructured":"Baker, L.: \u2018VHDL programming with advanced topics\u2019, (John Wiley & Sons 1993)"},{"key":"10.1049\/ip-cdt:19970845_r12","unstructured":"Belhadj, H., Gerbaux, L., Bertrand, M.-C., and Saucier, G.: \u2018Specification and synthesis of communicating finite state machines\u2019, Saucier, G., Truhe, J., Synthesis for control dominated circuits, 1993), p. 91\u2013102"},{"key":"10.1049\/ip-cdt:19970845_r13","unstructured":"Runesson, C.: \u2018Generation of VHDL code from coloured Petri nets\u2019, February 1993, Master, Linko\u0308ping Institute of Technology Sweden"},{"key":"10.1049\/ip-cdt:19970845_r14","first-page":"263","volume":"35","author":"Peng","year":"1992"},{"key":"10.1049\/ip-cdt:19970845_r15","unstructured":"Ivy Team. System Specs Leaflet"},{"key":"10.1049\/ip-cdt:19970845_r16","doi-asserted-by":"crossref","first-page":"110","DOI":"10.1109\/VIUF.1994.323959","author":"Swaminathan","year":"1994","journal-title":"VHDL International Users, Forum (Spring Conference)"},{"key":"10.1049\/ip-cdt:19970845_r17","doi-asserted-by":"crossref","unstructured":"Benders, L.P., and Stevens, M.P.: \u2018Petri net modelling in embedded system design\u2019, Dewilde, P., Vandewalle, J., CompEuro 1992: Computer systems and software engineering, 1992 May), p. 612\u2013617","DOI":"10.1109\/CMPEUR.1992.218464"},{"key":"10.1049\/ip-cdt:19970845_r18","first-page":"540","author":"Eles","year":"1994","journal-title":"Euro-DAC '94, European Design Automation Conference with Euro-VHDL '94"},{"key":"10.1049\/ip-cdt:19970845_r19","doi-asserted-by":"crossref","first-page":"101","DOI":"10.1007\/BF01383875","volume":"7","author":"Olcoz","year":"1995","ISSN":"http:\/\/id.crossref.org\/issn\/0925-9856","issn-type":"print"},{"key":"10.1049\/ip-cdt:19970845_r20","year":"1995","journal-title":"IEEE: EURO-DAC'95: European Design Automation Conference with EURO-VHDL '95 (Proceedings)"},{"key":"10.1049\/ip-cdt:19970845_r21","doi-asserted-by":"crossref","unstructured":"Silva, M., and Valette, R.: \u2018Petri nets and flexible manufacturing\u2019, Rozenberg, G., Advances in Petri nets 89, Lect. Notes Comput. Sci.424, 1990), p. 376\u2013417","DOI":"10.1007\/3-540-52494-0_38"},{"key":"10.1049\/ip-cdt:19970845_r22","unstructured":"Adamski, M.: \u2018Parallel controller implementation using standard PLD software\u2019, Moore, W.R., Luk, W., FPGAs, (Abingdon EE & CS Books 1991)"},{"key":"10.1049\/ip-cdt:19970845_r23","first-page":"700","author":"Adamski","year":"1995","journal-title":"IEEE International Symposium on"},{"key":"10.1049\/ip-cdt:19970845_r24","doi-asserted-by":"crossref","first-page":"405","DOI":"10.1049\/ip-cdt:19941508","volume":"141","author":"Bilinski","year":"1994","ISSN":"http:\/\/id.crossref.org\/issn\/1350-2387","issn-type":"print"},{"key":"10.1049\/ip-cdt:19970845_r25","first-page":"313","volume":"30","author":"Patel","year":"1990"},{"key":"10.1049\/ip-cdt:19970845_r26","doi-asserted-by":"crossref","first-page":"481","DOI":"10.5753\/sbac-pad.1995.19882","author":"Fernandes","year":"1995","journal-title":"VII SBAC-PAD Simposio\u0301 Brasileiro de Arquitetura de Computadores - Processamento de Alto Desempenho"},{"key":"10.1049\/ip-cdt:19970845_r27","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1016\/0022-0000(83)90029-6","volume":"27","author":"Suzuki","year":"1981","ISSN":"http:\/\/id.crossref.org\/issn\/0022-0000","issn-type":"print"},{"key":"10.1049\/ip-cdt:19970845_r28","author":"Fernandes","year":"1995","journal-title":"1st Workshop on"},{"key":"10.1049\/ip-cdt:19970845_r29","unstructured":"\u2018A tool box for compiler construction\u2019, Compiler Generation Project Report, 20, GMD, Universitat Karlsruhe, January 1990"},{"key":"10.1049\/ip-cdt:19970845_r30","first-page":"211","volume":"10","author":"Taylor","year":"1986"},{"key":"10.1049\/ip-cdt:19970845_r31","first-page":"230","author":"Greiner","year":"1992","journal-title":"3rd Eurochip Workshop on"}],"container-title":["IEE Proceedings - Computers and Digital Techniques"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/digital-library.theiet.org\/content\/journals\/10.1049\/ip-cdt_19970845?crawler=true&mimetype=application\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,4,22]],"date-time":"2023-04-22T03:45:43Z","timestamp":1682135143000},"score":1,"resource":{"primary":{"URL":"https:\/\/digital-library.theiet.org\/content\/journals\/10.1049\/ip-cdt_19970845"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997]]},"references-count":31,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1997]]}},"URL":"https:\/\/doi.org\/10.1049\/ip-cdt:19970845","relation":{},"ISSN":["1350-2387"],"issn-type":[{"value":"1350-2387","type":"print"}],"subject":[],"published":{"date-parts":[[1997]]}}}