{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,13]],"date-time":"2025-04-13T04:57:12Z","timestamp":1744520232507},"reference-count":23,"publisher":"EDP Sciences","issue":"3-4","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["RAIRO-Theor. Inf. Appl."],"published-print":{"date-parts":[[1994]]},"DOI":"10.1051\/ita\/1994283-401591","type":"journal-article","created":{"date-parts":[[2017,2,2]],"date-time":"2017-02-02T10:39:29Z","timestamp":1486031969000},"page":"159-186","source":"Crossref","is-referenced-by-count":6,"title":["Generalized ternary simulation of sequential circuits"],"prefix":"10.1051","volume":"28","author":[{"given":"C.-J.","family":"Seger","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J. A.","family":"Brzozowski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"250","published-online":{"date-parts":[[2011,1,8]]},"reference":[{"key":"R1","doi-asserted-by":"crossref","unstructured":"1. ANDERSON J. H. and GOUDA M. G., A new explanation of the glitch phenomenon, Acta Informatica, 1991, 28, pp. 297-309.11016430721.94028","DOI":"10.1007\/BF01893884"},{"key":"R2","doi-asserted-by":"crossref","unstructured":"2. BRZOZOWSKI J. A. and EBERGEN J. C., Recent developments in the design of asynchronous circuits. In J. Demetrovics J. Csirik and F. G\u00e9cseg, editors, Proceedings of Fundamentals of Computation Theory, Lecture Notes in Computer Science, Berlin, Germany, August 1989. Springer-Verlag, pp. 78-94.10335370728.94010","DOI":"10.1007\/3-540-51498-8_8"},{"key":"R3","doi-asserted-by":"crossref","unstructured":"3. BRZOZOWSKI J. A. and EBERGEN J. C., On the delay-sensitivity of gate networks, IEEE Transactions on Computers, November 1992, 41, pp. 1349-1360.1195929","DOI":"10.1109\/12.177306"},{"key":"R4","doi-asserted-by":"crossref","unstructured":"4. BRZOZOWSKI J. A. and SEGER C.-J. H., A characterization of ternary simulation of gate networks, IEEE Transactions on Computers, November 1987, C-36, 11, pp. 1318-1327.0641.94030","DOI":"10.1109\/TC.1987.5009471"},{"key":"R5","unstructured":"5. BRZOZOWSKI J. A. and SEGER C.-J. H., Advances in asynchronous circuit theory part I: Gate and unbounded inertial delay models, Bulletin of the European Association of Theoretical Computer Science, 1990, 42, pp. 198-249.0747.94023"},{"key":"R6","unstructured":"6. BRZOZOWSKI J. A. and SEGER C.-J. H., Advances in asynchronous circuit theory part II: Bounded inertial delay models, MOS circuits, design techniques, Bulletin of the European Association of Theoretical Computer Science, 1991, 43, pp. 199-263.0747.94024"},{"key":"R7","unstructured":"7. BRZOZOWSKI J. A. and SEGER C.-J. H., Asynchronous Circuits, Springer-Verlag, to appear."},{"key":"R8","unstructured":"8. BRZOZOWSKI J. A. and YOELI M., Digital Networks, Prentice-Hall, Inc., Englewood Cliffs, New Jersey, USA, 1976."},{"key":"R9","doi-asserted-by":"crossref","unstructured":"9. BRZOZOWSKI J. A. and YOELI M., On a ternary model of gate networks, IEEE Transactions on Computers, 1979, C-28, 3, pp. 178-184.5234280408.94023","DOI":"10.1109\/TC.1979.1675317"},{"key":"R10","doi-asserted-by":"crossref","unstructured":"10. EICHELBERGER E. B., Hazard detection in combinational and sequential switching circuits, IBM Journal of Research and Development, 1965, 9, pp.90-99.0132.37106","DOI":"10.1147\/rd.92.0090"},{"key":"R11","doi-asserted-by":"crossref","unstructured":"11. HUFFMAN D. A., The synthesis of sequential switching circuits, IRE Transactions on Electronic Computers, 1954, 257, 3, pp. 161-190.626480166.27201","DOI":"10.1016\/0016-0032(54)90574-8"},{"key":"R12","doi-asserted-by":"crossref","unstructured":"12. HUFFMAN D. A., The synthesis of sequential switching circuits, IRE Transactions on Electronic Computers, 1954, 257, 4, pp.275-303.626480166.27201","DOI":"10.1016\/0016-0032(54)90618-3"},{"key":"R13","unstructured":"13. KOHAVI Z., Switching and Finite Automata Theory, Second Edition, McGraw-Hill Book Company, NewYork, NewYork, USA, 1978.4118050384.94020"},{"key":"R14","unstructured":"14. MANO M. M., Digital Design, Second Edition, Prentice-Hall, Inc., Englewood Cliffs, New Jersey, USA, 1991."},{"key":"R15","unstructured":"15. MCCLUSKEY E. J., Fundamental mode and pulse mode sequential circuits. In C. M. Popplewell, editor, Proceedings of the IFIP Congress 62, Amsterdam, The Netherlands, 1963, IFIP, North-Holland Publishing Company, pp. 725-730."},{"key":"R16","unstructured":"16. MCCLUSKEY E. J., Logic Design Principles, Prentice-Hall, Inc., Englewood Cliffs, New Jersey, USA, 1986."},{"key":"R17","unstructured":"17. MOLNAR C. E., FANG T. P. and ROSENBERGER F. U., Synthesis of delay-insensitive modules, In H. Fuchs, editor, Proceedings of the 1985 Chapel Hill Conference on VLSI, Rockville, Maryland, USA, 1985. Computer Science Press, pp. 67-86."},{"key":"R18","unstructured":"18. MUKAIDONO M., Regular ternary logic functions - ternary logic functions suitable for treating ambiguity, In Proceedings of the 13th Annual Symposium on Multiple-Valued Logic, Los Angeles, California, USA, May 1983. IEEE, Computer Society Press, pp. 286-291.0563.94019"},{"key":"R19","unstructured":"19. MULLER D. E. and BARTKY W. S., A theory of asynchronous circuits, In Proceedings of an International Symposium on the Theory of Switching, Annals of the Computation Laboratory of Harvard University, Cambridge, Massachusetts, USA, 1959. Harvard University, Harvard University Press, pp. 204-243.1146980171.37902"},{"key":"R20","doi-asserted-by":"crossref","unstructured":"20. SHANNON C. E., A symbolic analysis of relay and switching circuits, AIEE Trans., 1938, 57, pp. 713-723.","DOI":"10.1109\/T-AIEE.1938.5057767"},{"key":"R21","doi-asserted-by":"crossref","unstructured":"21. UNGER S. H., Asynchronous Sequential Switching Circuits, Wiley-Interscience, New York, New York, USA, 1969.","DOI":"10.1109\/SWAT.1970.3"},{"key":"R22","unstructured":"22. YOELI M. and REICHER I., Synthesis of delay-insensitive circuits based on marked graphs, Technical Report 543, Department of Computer Science, Technion, Haifa, Israel, 1989."},{"key":"R23","doi-asserted-by":"crossref","unstructured":"23. YOELI M. and RINON S., Application of ternary algebra to the study of static hazards, Journal of the ACM, 1964, 11, 1, pp. 84-97.0137.33903","DOI":"10.1145\/321203.321214"}],"container-title":["RAIRO - Theoretical Informatics and Applications"],"original-title":[],"link":[{"URL":"http:\/\/www.rairo-ita.org\/10.1051\/ita\/1994283-401591\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,18]],"date-time":"2019-09-18T02:05:21Z","timestamp":1568772321000},"score":1,"resource":{"primary":{"URL":"http:\/\/www.rairo-ita.org\/10.1051\/ita\/1994283-401591"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994]]},"references-count":23,"journal-issue":{"issue":"3-4"},"alternative-id":["ita1994283-401591"],"URL":"https:\/\/doi.org\/10.1051\/ita\/1994283-401591","relation":{},"ISSN":["0988-3754","1290-385X"],"issn-type":[{"value":"0988-3754","type":"print"},{"value":"1290-385X","type":"electronic"}],"subject":[],"published":{"date-parts":[[1994]]}}}