{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,24]],"date-time":"2024-12-24T05:12:43Z","timestamp":1735017163483,"version":"3.32.0"},"reference-count":17,"publisher":"EDP Sciences","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["RAIRO-Theor. Inf. Appl."],"published-print":{"date-parts":[[2005,1]]},"DOI":"10.1051\/ita:2005004","type":"journal-article","created":{"date-parts":[[2005,2,22]],"date-time":"2005-02-22T10:43:04Z","timestamp":1109068984000},"page":"67-91","source":"Crossref","is-referenced-by-count":3,"title":["Gate circuits in the algebra of transients"],"prefix":"10.1051","volume":"39","author":[{"given":"Janusz","family":"Brzozowski","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mihaela","family":"Gheorghiu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"250","published-online":{"date-parts":[[2005,3,15]]},"reference":[{"key":"R1","unstructured":"Ann. Symp. Asynchronous Circuits and Systems, Proc. 9th(ASYNC '03), IEEE Comp.\u2000Soc.(2003)."},{"key":"R2","doi-asserted-by":"crossref","first-page":"223","DOI":"10.1023\/A:1026218512171","volume":"23","author":"Brzozowski","year":"2003","journal-title":"Formal Methods in System Design"},{"key":"R3","doi-asserted-by":"crossref","unstructured":"J.A. Brzozowski, Z. \u00c9sik and Y. Iland,Algebras for hazard detection. Beyond Two: Theory and Applications of Multiple-Valued Logic, edited by M. Fitting and E. Or\u0142owska. Physica-Verlag (2003) 3\u201324.","DOI":"10.1007\/978-3-7908-1769-0_1"},{"key":"R4","doi-asserted-by":"crossref","first-page":"57","DOI":"10.1007\/3-540-44977-9_5","volume":"2608","author":"Brzozowski","year":"2003","journal-title":"Lect. Notes Comput. Sci."},{"key":"R5","doi-asserted-by":"crossref","unstructured":"J.A. Brzozowski and C.-J.H. Seger,Asynchronous circuits. Springer-Verlag (1995).","DOI":"10.1007\/978-1-4612-4210-9"},{"key":"R6","doi-asserted-by":"crossref","unstructured":"J.A. Brzozowski and C.-J.H. Seger, A characterization of ternary simulation of gate networks.IEEE Trans. Comp.C-36(1987) 1318\u20131327.","DOI":"10.1109\/TC.1987.5009471"},{"key":"R7","doi-asserted-by":"crossref","unstructured":"J.A. Brzozowski and M. Yoeli, On a ternary model of gate networks.IEEE Trans. Comp.C-28(1979) 178\u2013183.","DOI":"10.1109\/TC.1979.1675317"},{"key":"R8","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1147\/rd.92.0090","volume":"9","author":"Eichelberger","year":"1965","journal-title":"IBM J.\u2000Res.\u2000Dev."},{"key":"R9","doi-asserted-by":"crossref","unstructured":"J.D. Garside, AMULET3 revealed, inProc.\u20005th Ann.\u2000Symp.\u2000Asynchronous Circuits and Systems (ASYNC '99),IEEE Comp.\u2000Soc.(1999) 51\u201359.","DOI":"10.1109\/ASYNC.1999.761522"},{"key":"R10","unstructured":"M. Gheorghiu,Circuit simulation using a hazard algebra. MMath Thesis, Department of Computer Science, University of Waterloo, Waterloo, ON, Canada (2001)."},{"key":"R11","doi-asserted-by":"crossref","first-page":"1033","DOI":"10.1142\/S0129054103002163","volume":"14","author":"Gheorghiu","year":"2003","journal-title":"Int. J. Found. Comput. Sci."},{"key":"R12","doi-asserted-by":"crossref","unstructured":"J. Kessels and P. Marston, Designing asynchronous standby circuits for a low-power pager, inProc.\u20003rd Ann.\u2000Symp.\u2000Asynchronous Circuits and Systems (ASYNC '97), IEEE Comp.\u2000Soc.(1997) 268\u2013278.","DOI":"10.1109\/ASYNC.1997.587180"},{"key":"R13","unstructured":"E.J. McCluskey,Transients in combinational logic circuits.Redundancy techniques for computing systems, edited by R.H. Wilcox and W.C. Mann. Spartan Books (1962) 9\u201346."},{"key":"R14","unstructured":"D.E. Muller and W.C. Bartky, A theory of asynchronous circuits, inProc.\u2000Int.\u2000Symp.\u2000on Theory of Switching, Annals of Comp.\u2000Lab.Harvard University29(1959) 204\u2013243."},{"key":"R15","doi-asserted-by":"crossref","first-page":"159","DOI":"10.1051\/ita\/1994283-401591","volume":"28","author":"Seger","year":"1994","journal-title":"Theor.\u2000Inf. Appl."},{"key":"R16","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1038\/scientificamerican0802-62","volume":"287","author":"Sutherland","year":"2002","journal-title":"Sci. Amer."},{"key":"R17","unstructured":"S.H. Unger,Asynchronous sequential switching circuits.John Wiley & Sons (1969)."}],"container-title":["RAIRO - Theoretical Informatics and Applications"],"original-title":[],"link":[{"URL":"http:\/\/www.rairo-ita.org\/10.1051\/ita:2005004\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,23]],"date-time":"2024-12-23T13:49:12Z","timestamp":1734961752000},"score":1,"resource":{"primary":{"URL":"http:\/\/www.rairo-ita.org\/10.1051\/ita:2005004"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,1]]},"references-count":17,"journal-issue":{"issue":"1"},"alternative-id":["ita0412"],"URL":"https:\/\/doi.org\/10.1051\/ita:2005004","relation":{},"ISSN":["0988-3754","1290-385X"],"issn-type":[{"type":"print","value":"0988-3754"},{"type":"electronic","value":"1290-385X"}],"subject":[],"published":{"date-parts":[[2005,1]]}}}