{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T11:05:23Z","timestamp":1740135923539,"version":"3.37.3"},"reference-count":0,"publisher":"Wiley","issue":"4","license":[{"start":{"date-parts":[[2000,1,1]],"date-time":"2000-01-01T00:00:00Z","timestamp":946684800000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/3.0\/"}],"funder":[{"DOI":"10.13039\/100008873","name":"Catalyst Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100008873","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Yamatake Corp"}],"content-domain":{"domain":["onlinelibrary.wiley.com"],"crossmark-restriction":true},"short-container-title":["VLSI Design"],"published-print":{"date-parts":[[2002,1]]},"abstract":"<jats:p>This paper introduces a new architecture for sensor interface circuits using a delta\u2013sigma modulator. The three\u2010level force feedback allows the use of a digital compensator to stabilize the loop. A 3rd\u2010order delta\u2013sigma structure shapes the op\u2010amp noise and allows a two\u2010chip implementation with high loop gain at low frequencies.<\/jats:p>","DOI":"10.1080\/10655140290011168","type":"journal-article","created":{"date-parts":[[2002,8,25]],"date-time":"2002-08-25T09:42:24Z","timestamp":1030268544000},"page":"355-361","update-policy":"https:\/\/doi.org\/10.1002\/crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A Noise\u2010shaping Accelerometer Interface Circuit for Two\u2010chip Implementation"],"prefix":"10.1155","volume":"14","author":[{"given":"Tetsuya","family":"Kajita","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Un-Ku","family":"Moon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gabor C.","family":"Temes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"311","published-online":{"date-parts":[[2000,12,5]]},"container-title":["VLSI Design"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/downloads.hindawi.com\/archive\/2002\/132807.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1080\/10655140290011168","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,8]],"date-time":"2024-08-08T02:31:08Z","timestamp":1723084268000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1080\/10655140290011168"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,12,5]]},"references-count":0,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2002,1]]}},"alternative-id":["10.1080\/10655140290011168"],"URL":"https:\/\/doi.org\/10.1080\/10655140290011168","archive":["Portico"],"relation":{},"ISSN":["1065-514X","1563-5171"],"issn-type":[{"type":"print","value":"1065-514X"},{"type":"electronic","value":"1563-5171"}],"subject":[],"published":{"date-parts":[[2000,12,5]]},"assertion":[{"value":"2000-05-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2000-12-05","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}