{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,23]],"date-time":"2026-02-23T22:53:58Z","timestamp":1771887238498,"version":"3.50.1"},"reference-count":37,"publisher":"Informa UK Limited","issue":"3","content-domain":{"domain":["www.tandfonline.com"],"crossmark-restriction":true},"short-container-title":["International Journal of Parallel, Emergent and Distributed Systems"],"published-print":{"date-parts":[[2024,5,3]]},"DOI":"10.1080\/17445760.2023.2293913","type":"journal-article","created":{"date-parts":[[2023,12,20]],"date-time":"2023-12-20T05:05:01Z","timestamp":1703048701000},"page":"317-352","update-policy":"https:\/\/doi.org\/10.1080\/tandf_crossmark_01","source":"Crossref","is-referenced-by-count":2,"title":["CAMP: a hierarchical cache architecture for multi-core mixed criticality processors"],"prefix":"10.1080","volume":"39","author":[{"given":"Arun S.","family":"Nair","sequence":"first","affiliation":[{"name":"BITS Pilani K. K. Birla Goa Campus, Zuarinagar, Goa, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Geeta","family":"Patil","sequence":"additional","affiliation":[{"name":"BMS Institute of Technology and Management, Yelahanka, Bengaluru, Karnataka, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Archit","family":"Agarwal","sequence":"additional","affiliation":[{"name":"BITS Pilani K. K. Birla Goa Campus, Zuarinagar, Goa, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aboli V.","family":"Pai","sequence":"additional","affiliation":[{"name":"BITS Pilani K. K. Birla Goa Campus, Zuarinagar, Goa, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Biju K.","family":"Raveendran","sequence":"additional","affiliation":[{"name":"BITS Pilani K. K. Birla Goa Campus, Zuarinagar, Goa, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sasikumar","family":"Punnekkat","sequence":"additional","affiliation":[{"name":"M\u00e4lardalen University, V\u00e4ster\u00e5s, Sweden"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"301","published-online":{"date-parts":[[2023,12,19]]},"reference":[{"issue":"6","key":"e_1_3_2_2_1","first-page":"1","article-title":"A survey of research into mixed criticality systems","volume":"50","author":"Burns A","year":"2017","unstructured":"Burns A, Davis RI. A survey of research into mixed criticality systems. CSUR'17. 2017;50(6):1\u201337.","journal-title":"CSUR'17"},{"key":"e_1_3_2_3_1","doi-asserted-by":"crossref","unstructured":"Ward BC Herman JL Kenna CJ et\u00a0al. Outstanding paper award: making shared caches more predictable on multicore platforms. In: ECRTS'13. IEEE; 2013. p. 157\u2013167.","DOI":"10.1109\/ECRTS.2013.26"},{"key":"e_1_3_2_4_1","doi-asserted-by":"crossref","unstructured":"Gracioli G Fr\u00f6hlich A. On the influence of shared memory contention in real-time multicore applications. In: SBESC'14. IEEE; 2014. p. 25\u201330.","DOI":"10.1109\/SBESC.2014.8"},{"key":"e_1_3_2_5_1","doi-asserted-by":"crossref","unstructured":"Pellizzoni R Schranzhofer A Chen J et\u00a0al. Worst case delay analysis for memory interference in multicore systems. In: DATE'10. IEEE; 2010. p. 741\u2013746.","DOI":"10.1109\/DATE.2010.5456952"},{"key":"e_1_3_2_6_1","doi-asserted-by":"crossref","unstructured":"Nair AS Pai AV Raveendran BK et\u00a0al. Moesi l: a cache coherency protocol for locked mixed criticality l1 data cache. In: 2021 IEEE\/ACM 25th International Symposium on Distributed Simulation and Real Time Applications (DS-RT). IEEE; 2021. p. 1\u20138.","DOI":"10.1109\/DS-RT52167.2021.9576135"},{"key":"e_1_3_2_7_1","doi-asserted-by":"crossref","unstructured":"Nair AS Pai AV Patil G et\u00a0al. Clamp: criticality aware coherency protocol for locked multi-level caches in multi-core processors. In: International Conference on Next Generation Systems and Networks; Springer; 2022. p. 371\u2013381.","DOI":"10.1007\/978-981-99-0483-9_30"},{"key":"e_1_3_2_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/s12046-023-02297-8"},{"key":"e_1_3_2_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2629677"},{"key":"e_1_3_2_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830555"},{"key":"e_1_3_2_11_1","doi-asserted-by":"crossref","unstructured":"Chisholm M Ward BC Kim N et\u00a0al. Cache sharing and isolation tradeoffs in multicore mixed-criticality systems. In: RTSS'15. IEEE; 2015. p. 305\u2013316.","DOI":"10.1109\/RTSS.2015.36"},{"key":"e_1_3_2_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-015-9227-y"},{"key":"e_1_3_2_13_1","doi-asserted-by":"crossref","unstructured":"Giannopoulou G Stoimenov N Huang P et\u00a0al. Scheduling of mixed-criticality applications on resource-sharing multicore systems. In: Proc. of the EMSOFT'13. IEEE Press; 2013. p. 17.","DOI":"10.1109\/EMSOFT.2013.6658595"},{"key":"e_1_3_2_14_1","doi-asserted-by":"crossref","unstructured":"Valsan PK Yun H Farshchi F. Taming non-blocking caches to improve isolation in multicore real-time systems. In: RTAS. IEEE; 2016.","DOI":"10.1109\/RTAS.2016.7461361"},{"key":"e_1_3_2_15_1","unstructured":"Intel C. Improving real-time performance by utilizing cache allocation technology. Intel Corporation; 2015."},{"key":"e_1_3_2_16_1","doi-asserted-by":"crossref","unstructured":"Awan MA Bletsas K Souto PF et\u00a0al. Mixed-criticality scheduling with dynamic redistribution of shared cache. In: ECRTS; 2017.","DOI":"10.1007\/978-3-319-54999-6_16"},{"key":"e_1_3_2_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2644865.2541944"},{"key":"e_1_3_2_18_1","doi-asserted-by":"crossref","unstructured":"Qureshi MK Patt YN. Utility-based cache partitioning: a low-overhead high-performance runtime mechanism to partition shared caches. In: MICRO'06. IEEE; 2006. p. 423\u2013432.","DOI":"10.1109\/MICRO.2006.49"},{"key":"e_1_3_2_19_1","doi-asserted-by":"crossref","unstructured":"Yu C Petrov P. Off-chip memory bandwidth minimization through cache partitioning for multi-core platforms. In: DAC'10. IEEE; 2010. p. 132\u2013137.","DOI":"10.1145\/1837274.1837309"},{"key":"e_1_3_2_20_1","doi-asserted-by":"crossref","unstructured":"El-Sayed N Mukkara A Tsai PA et\u00a0al. Kpart: a hybrid cache partitioning-sharing technique for commodity multicores. In: HPCA'18. IEEE; 2018. p. 104\u2013117.","DOI":"10.1109\/HPCA.2018.00019"},{"key":"e_1_3_2_21_1","doi-asserted-by":"crossref","unstructured":"Sundararajan KT Jones TM Topham NP. Recap: region-aware cache partitioning. In: ICCD'13. IEEE; 2013. p. 294\u2013301.","DOI":"10.1109\/ICCD.2013.6657056"},{"key":"e_1_3_2_22_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jocs.2020.101102"},{"key":"e_1_3_2_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/885651.781062"},{"key":"e_1_3_2_24_1","unstructured":"Puaut I Arnaud A. Dynamic instruction cache locking in hard real-time systems. In: Proc. of the 14th RTNS; 2006."},{"key":"e_1_3_2_25_1","doi-asserted-by":"crossref","unstructured":"Kumar NC Vyas S Cytron RK et\u00a0al. Cache design for mixed criticality real-time systems. In: ICCD'14. IEEE; 2014. p. 513\u2013516.","DOI":"10.1109\/ICCD.2014.6974730"},{"key":"e_1_3_2_26_1","doi-asserted-by":"publisher","DOI":"10.1504\/IJES.2019.10022129"},{"key":"e_1_3_2_27_1","doi-asserted-by":"crossref","unstructured":"Kaur DP Sulochana V. Design and implementation of cache coherence protocol for high-speed multiprocessor system. In: 2018 2nd IEEE International Conference on Power Electronics Intelligent Control and Energy Systems (ICPEICES). IEEE; 2018.","DOI":"10.1109\/ICPEICES.2018.8897321"},{"key":"e_1_3_2_28_1","doi-asserted-by":"crossref","unstructured":"Sritharan N Kaushik A Hassan M et\u00a0al. Enabling predictable simultaneous and coherent data sharing in mixed criticality systems. In: 2019 IEEE Real-Time Systems Symposium (RTSS). IEEE; 2019.","DOI":"10.1109\/RTSS46320.2019.00045"},{"key":"e_1_3_2_29_1","unstructured":"Sritharan N Kaushik AM Hassan M et\u00a0al. Hourglass: predictable time-based cache coherence protocol for dual-critical multi-core systems; 2017. arXiv preprint arXiv:170607568."},{"key":"e_1_3_2_30_1","doi-asserted-by":"crossref","unstructured":"Kaushik A Tegegn P Wu Z et\u00a0al. Carp: a data communication mechanism for multi-core mixed-criticality systems. In: 2019 IEEE Real-Time Systems Symposium (RTSS). IEEE; 2019.","DOI":"10.1109\/RTSS46320.2019.00044"},{"key":"e_1_3_2_31_1","doi-asserted-by":"crossref","unstructured":"Nair AS Colaco LM Patil G et\u00a0al. Mediator-a mixed criticality deadline honored arbiter for multi-core real-time systems. In: DS-RT'19. IEEE; 2019. p. 1\u20138.","DOI":"10.1109\/DS-RT47707.2019.8958663"},{"key":"e_1_3_2_32_1","volume-title":"Computer architecture: a quantitative approach","author":"Hennessy JL","year":"2011","unstructured":"Hennessy JL, Patterson DA. Computer architecture: a quantitative approach. New York: Elsevier; 2011."},{"key":"e_1_3_2_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2699435"},{"key":"e_1_3_2_34_1","unstructured":"Ortego PM Sack P. SESC: superescalar simulator. In: ECRTS'05. Citeseer; 2004. p. 1\u20134."},{"key":"e_1_3_2_35_1","unstructured":"Tarjan D Thoziyoor S Jouppi N. Cacti 5.3. HP laboratories Palo Alto technical report; 2005."},{"key":"e_1_3_2_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/225830.223990"},{"key":"e_1_3_2_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3372393"},{"key":"e_1_3_2_38_1","unstructured":"Shelor CF Kavi KM. Moola: multicore cache simulator. In: CATA'15; 2015."}],"container-title":["International Journal of Parallel, Emergent and Distributed Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.tandfonline.com\/doi\/pdf\/10.1080\/17445760.2023.2293913","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,24]],"date-time":"2024-09-24T21:15:56Z","timestamp":1727212556000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.tandfonline.com\/doi\/full\/10.1080\/17445760.2023.2293913"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12,19]]},"references-count":37,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2024,5,3]]}},"alternative-id":["10.1080\/17445760.2023.2293913"],"URL":"https:\/\/doi.org\/10.1080\/17445760.2023.2293913","relation":{},"ISSN":["1744-5760","1744-5779"],"issn-type":[{"value":"1744-5760","type":"print"},{"value":"1744-5779","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,12,19]]},"assertion":[{"value":"The publishing and review policy for this title is described in its Aims & Scope.","order":1,"name":"peerreview_statement","label":"Peer Review Statement"},{"value":"http:\/\/www.tandfonline.com\/action\/journalInformation?show=aimsScope&journalCode=gpaa20","URL":"http:\/\/www.tandfonline.com\/action\/journalInformation?show=aimsScope&journalCode=gpaa20","order":2,"name":"aims_and_scope_url","label":"Aim & Scope"},{"value":"2023-07-22","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-12-01","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-12-19","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}