{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,22]],"date-time":"2025-02-22T00:26:04Z","timestamp":1740183964441,"version":"3.37.3"},"reference-count":43,"publisher":"IOP Publishing","issue":"4","license":[{"start":{"date-parts":[[2023,10,11]],"date-time":"2023-10-11T00:00:00Z","timestamp":1696982400000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/4.0"},{"start":{"date-parts":[[2023,10,11]],"date-time":"2023-10-11T00:00:00Z","timestamp":1696982400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/iopscience.iop.org\/info\/page\/text-and-data-mining"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"crossref","award":["MemDPU DU 1896\/3-1"],"award-info":[{"award-number":["MemDPU DU 1896\/3-1"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100002347","name":"Bundesministerium f\u00fcr Bildung und Forschung","doi-asserted-by":"crossref","award":["NEUROTEC II 16ME0398 & 16ME0399"],"award-info":[{"award-number":["NEUROTEC II 16ME0398 & 16ME0399"]}],"id":[{"id":"10.13039\/501100002347","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["iopscience.iop.org"],"crossmark-restriction":false},"short-container-title":["Neuromorph. Comput. Eng."],"published-print":{"date-parts":[[2023,12,1]]},"abstract":"<jats:title>Abstract<\/jats:title>\n               <jats:p>Memristive devices based on the Valence Change Mechanism (VCM) are promising devices for storage class memory, neuromorphic computing and logic-in-memory (LIM) applications. They are suited for such a wide range of applications, due to their possibility for extreme dense integration, low power consumption and multilevel capabilities. Through LIM concepts, Boolean logic operations can be performed directly in memory. In many of these concepts, the resistance state of the device is interpreted as the logical input and output of the logic function, which is why these concepts are called \u2018stateful\u2019 logic. Most of the proposed ideas, however, are defined based on only binary switching VCM devices and neglect their multi-level capabilities. Extending LIM concepts towards multinary logic, e.g. a ternary logic, would increase the data density inside the memory array and reduce the number of devices required to perform a certain operation. In this work, we discuss two possibilities of realizing a ternary logic based on the analog switching in the RESET or in the SET direction. For both directions we verify the logic functionality by showing the basic operations of implication, negation and false operation, which together form a functionally complete logic. Additionally, for both switching directions, we discuss a 41-Trit (<jats:inline-formula>\n                     <jats:tex-math\/>\n                     <mml:math xmlns:mml=\"http:\/\/www.w3.org\/1998\/Math\/MathML\" overflow=\"scroll\">\n                        <mml:mrow>\n                           <mml:mo>\u2248<\/mml:mo>\n                        <\/mml:mrow>\n                     <\/mml:math>\n                     <jats:inline-graphic xmlns:xlink=\"http:\/\/www.w3.org\/1999\/xlink\" xlink:href=\"nceacfbf3ieqn1.gif\" xlink:type=\"simple\"\/>\n                  <\/jats:inline-formula> 64-Bit) addition. For all investigations the physics-based compact model JART VCM v1b is used, which has been verified on the RESET direction multilevel properties of the TaO<jats:inline-formula>\n                     <jats:tex-math\/>\n                     <mml:math xmlns:mml=\"http:\/\/www.w3.org\/1998\/Math\/MathML\" overflow=\"scroll\">\n                        <mml:msub>\n                           <mml:mi\/>\n                           <mml:mrow>\n                              <mml:mrow>\n                                 <mml:mi mathvariant=\"normal\">x<\/mml:mi>\n                              <\/mml:mrow>\n                           <\/mml:mrow>\n                        <\/mml:msub>\n                     <\/mml:math>\n                     <jats:inline-graphic xmlns:xlink=\"http:\/\/www.w3.org\/1999\/xlink\" xlink:href=\"nceacfbf3ieqn2.gif\" xlink:type=\"simple\"\/>\n                  <\/jats:inline-formula> devices.<\/jats:p>","DOI":"10.1088\/2634-4386\/acfbf3","type":"journal-article","created":{"date-parts":[[2023,9,21]],"date-time":"2023-09-21T14:44:52Z","timestamp":1695307492000},"page":"044001","update-policy":"https:\/\/doi.org\/10.1088\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Ternary \u0141ukasiewicz logic using memristive devices"],"prefix":"10.1088","volume":"3","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2892-9837","authenticated-orcid":true,"given":"Christopher","family":"Bengel","sequence":"first","affiliation":[]},{"given":"Feng","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Ziang","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Xianyue","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Rainer","family":"Waser","sequence":"additional","affiliation":[]},{"given":"Heidemarie","family":"Schmidt","sequence":"additional","affiliation":[]},{"given":"Nan","family":"Du","sequence":"additional","affiliation":[]},{"given":"Stephan","family":"Menzel","sequence":"additional","affiliation":[]}],"member":"266","published-online":{"date-parts":[[2023,10,11]]},"reference":[{"key":"nceacfbf3bib1","doi-asserted-by":"publisher","first-page":"155","DOI":"10.1080\/00018732.2022.2084006","article-title":"Nanoionic memristive phenomena in metal oxides: the valence change mechanism","volume":"70","author":"Dittmann","year":"2022","journal-title":"Adv. Phys."},{"key":"nceacfbf3bib2","doi-asserted-by":"publisher","first-page":"333","DOI":"10.1038\/s41928-018-0092-2","article-title":"In-memory computing with resistive switching devices","volume":"1","author":"Ielmini","year":"2018","journal-title":"Nat. Electron."},{"key":"nceacfbf3bib3","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/24\/38\/382001","article-title":"Synaptic electronics: materials, devices and applications","volume":"24","author":"Kuzum","year":"2013","journal-title":"Nanotechnology"},{"key":"nceacfbf3bib4","doi-asserted-by":"publisher","first-page":"3229","DOI":"10.1109\/TED.2018.2849872","article-title":"Improved switching stability and the effect of an internal series resistor in HfO2\/TiO x bilayer ReRAM cells","volume":"65","author":"Hardtdegen","year":"2018","journal-title":"IEEE Trans. Electron Devices"},{"key":"nceacfbf3bib5","doi-asserted-by":"publisher","DOI":"10.1002\/aisy.201900082","article-title":"A stateful logic family based on a new logic primitive circuit composed of two antiparallel bipolar memristors","volume":"2","author":"Xu","year":"2020","journal-title":"Adv. Intell. Syst."},{"key":"nceacfbf3bib6","doi-asserted-by":"publisher","first-page":"6414","DOI":"10.1002\/adfm.201500865","article-title":"Realization of boolean logic functionality using redox-based memristive devices","volume":"25","author":"Siemon","year":"2015","journal-title":"Adv. Funct. Mater."},{"key":"nceacfbf3bib7","doi-asserted-by":"publisher","first-page":"873","DOI":"10.1038\/nature08940","article-title":"\u2018Memristive\u2019 switches enable \u2018stateful\u2019 logic operations via material implication","volume":"464","author":"Borghetti","year":"2010","journal-title":"Nature"},{"key":"nceacfbf3bib8","doi-asserted-by":"publisher","first-page":"78","DOI":"10.1016\/j.mejo.2017.04.010","article-title":"Efficient complementary resistive switch-based crossbar array booth multiplier","volume":"64","author":"Bhattacharjee","year":"2017","journal-title":"Microelectron. J."},{"key":"nceacfbf3bib9","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/s12274-016-1260-1","article-title":"Optimized stateful material implication logic for three-dimensional data manipulation","volume":"9","author":"Adam","year":"2016","journal-title":"Nano Res."},{"key":"nceacfbf3bib10","doi-asserted-by":"publisher","first-page":"4659","DOI":"10.1109\/TED.2018.2866048","article-title":"Efficient implementation of boolean and full-adder functions with 1T1R RRAMs for beyond Von Neumann in-memory computing","volume":"65","author":"Wang","year":"2018","journal-title":"IEEE Trans. Electron Devices"},{"key":"nceacfbf3bib11","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201802554","article-title":"Logic computing with stateful neural networks of resistive switches","volume":"30","author":"Sun","year":"2018","journal-title":"Adv. Mater."},{"key":"nceacfbf3bib12","doi-asserted-by":"publisher","first-page":"1831","DOI":"10.1109\/TED.2015.2422999","article-title":"Normally-off logic based on resistive switches-part I: logic gates","volume":"62","author":"Balatti","year":"2015","journal-title":"IEEE Trans. Electron Devices"},{"key":"nceacfbf3bib13","doi-asserted-by":"publisher","first-page":"1839","DOI":"10.1109\/TED.2015.2423001","article-title":"Normally-off logic based on resistive switches-part II: logic circuits","volume":"62","author":"Balatti","year":"2015","journal-title":"IEEE Trans. Electron Devices"},{"key":"nceacfbf3bib14","doi-asserted-by":"publisher","first-page":"491","DOI":"10.1109\/TNANO.2017.2691713","article-title":"Crossbar-based memristive logic-in-memory architecture","volume":"16","author":"Papandroulidakis","year":"2017","journal-title":"IEEE Trans. Nanotechnol."},{"key":"nceacfbf3bib15","doi-asserted-by":"publisher","first-page":"3115","DOI":"10.1109\/TED.2020.3001247","article-title":"Experimental demonstration of memristor-aided logic (MAGIC) using valence change memory (VCM)","volume":"67","author":"Hoffer","year":"2020","journal-title":"IEEE Trans. Electron Devices"},{"key":"nceacfbf3bib16","doi-asserted-by":"publisher","first-page":"3041","DOI":"10.1109\/TCSI.2019.2902475","article-title":"Practical implementation of memristor-based threshold logic gates","volume":"66","author":"Papandroulidakis","year":"2019","journal-title":"IEEE Trans. Circuits Syst. I"},{"key":"nceacfbf3bib17","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.201500138","article-title":"A HfO2-based complementary switching crossbar adder","volume":"1","author":"Breuer","year":"2015","journal-title":"Adv. Electron. Mater."},{"key":"nceacfbf3bib18","doi-asserted-by":"publisher","first-page":"710","DOI":"10.1109\/LED.2011.2127439","article-title":"Crossbar logic using bipolar and complementary resistive switches","volume":"32","author":"Rosezin","year":"2011","journal-title":"IEEE Electron Device Lett."},{"key":"nceacfbf3bib19","first-page":"pp 10","article-title":"Computing\u2019s energy problem (and what we can do about it)","author":"Horowitz","year":"2014"},{"key":"nceacfbf3bib20","doi-asserted-by":"publisher","first-page":"994","DOI":"10.1109\/LED.2016.2582859","article-title":"Improved synaptic behavior under identical pulses using AlO x \/HfO2 bilayer RRAM array for neuromorphic systems","volume":"37","author":"Woo","year":"2016","journal-title":"IEEE Electron Device Lett."},{"key":"nceacfbf3bib21","doi-asserted-by":"publisher","first-page":"564","DOI":"10.1109\/LED.2016.2542879","article-title":"3-bit multi level switching by deep reset phenomenon in Pt\/W\/TaO x \/Pt-ReRAM devices","volume":"37","author":"Kim","year":"2016","journal-title":"IEEE Electron Device Lett."},{"key":"nceacfbf3bib22","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-017-17785-1","article-title":"Multibit memory operation of metal-oxide bi-layer memristors","volume":"7","author":"Stathopoulos","year":"2017","journal-title":"Sci. Rep."},{"key":"nceacfbf3bib23","doi-asserted-by":"publisher","first-page":"32","DOI":"10.1109\/LED.2014.2375200","article-title":"Demonstration of low power 3-bit multilevel cell characteristics in a TaO x -based RRAM by stack engineering","volume":"36","author":"Prakash","year":"2015","journal-title":"IEEE Electron Device Lett."},{"key":"nceacfbf3bib24","doi-asserted-by":"publisher","DOI":"10.1088\/0268-1242\/29\/10\/104008","article-title":"Using the multi-bit feature of memristors for register files in signed-digit arithmetic units","volume":"29","author":"Fey","year":"2014","journal-title":"Semicond. Sci. Tech."},{"key":"nceacfbf3bib25","doi-asserted-by":"crossref","DOI":"10.1109\/ECCTD49232.2020.9218323","article-title":"Direct state transfer in MLC based memristive ReRAM devices for ternary computing","author":"Fey","year":"2020"},{"key":"nceacfbf3bib26","doi-asserted-by":"publisher","first-page":"2170","DOI":"10.1038\/s41467-018-04624-8","article-title":"Seamlessly fused digital-analogue reconfigurable computing using memristors","volume":"9","author":"Serb","year":"2018","journal-title":"Nat. Commun."},{"key":"nceacfbf3bib27","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1038\/s41598-017-18329-3","article-title":"Multi-valued and fuzzy logic realization using TaO x memristive devices","volume":"8","author":"Bhattacharjee","year":"2018","journal-title":"Sci. Rep."},{"key":"nceacfbf3bib28","doi-asserted-by":"publisher","DOI":"10.1038\/srep36652","article-title":"Multistate memristive tantalum oxide devices for ternary arithmetic","volume":"6","author":"Kim","year":"2016","journal-title":"Sci. Rep."},{"key":"nceacfbf3bib29","doi-asserted-by":"crossref","DOI":"10.1109\/CNNA.2012.6331466","article-title":"Selector devices for cross-point ReRAM","author":"Kim","year":"2012"},{"key":"nceacfbf3bib30","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/21\/46\/465202","article-title":"Read\/write schemes analysis for novel complementary resistive switches in passive crossbar memory arrays","volume":"21","author":"Yu","year":"2010","journal-title":"Nanotechnology"},{"key":"nceacfbf3bib31","doi-asserted-by":"publisher","first-page":"176","DOI":"10.1016\/j.mejo.2012.10.001","article-title":"Memristor-based memory: the sneak paths problem and solutions","volume":"44","author":"Zidan","year":"2013","journal-title":"Microelectron. J."},{"key":"nceacfbf3bib32","doi-asserted-by":"publisher","first-page":"518","DOI":"10.1038\/s41563-019-0357-9","article-title":"Memristive crossbar arrays for brain-inspired computing","volume":"18","author":"Xia","year":"2019","journal-title":"Nat. Mater."},{"key":"nceacfbf3bib33","doi-asserted-by":"publisher","first-page":"17774","DOI":"10.1039\/C6NR03810G","article-title":"Impact of oxygen exchange reaction at the ohmic interface in Ta2O5-based ReRAM devices","volume":"8","author":"Kim","year":"2016","journal-title":"Nanoscale"},{"article-title":"Juelich Aachen Resistive Switching Tools (JART)","year":"2019","author":"","key":"nceacfbf3bib34"},{"key":"nceacfbf3bib35","doi-asserted-by":"publisher","first-page":"91105\/1","DOI":"10.1063\/1.5108654","article-title":"Exploiting the switching dynamics of HfO2-based ReRAM devices for reliable analog memristive behavior","volume":"7","author":"Cueppers","year":"2019","journal-title":"APL Mater."},{"key":"nceacfbf3bib36","doi-asserted-by":"publisher","first-page":"4618","DOI":"10.1109\/TCSI.2020.3018502","article-title":"Variability-aware modeling of filamentary oxide based bipolar resistive switching cells using spice level compact models","volume":"67","author":"Bengel","year":"2020","journal-title":"IEEE Trans. Circuits Syst. I"},{"key":"nceacfbf3bib37","doi-asserted-by":"crossref","DOI":"10.1109\/ISCAS51556.2021.9401367","article-title":"Implementation of multinary lukasiewicz logic using memristive devices","author":"Bengel","year":"2021"},{"key":"nceacfbf3bib38","doi-asserted-by":"publisher","first-page":"2468","DOI":"10.1109\/TED.2012.2202320","article-title":"Resistive switching by voltage-driven ion migration in bipolar RRAM-part II: modeling","volume":"59","author":"Larentis","year":"2012","journal-title":"IEEE Trans. Electron Devices"},{"year":"1970","author":"Lukasiewicz","key":"nceacfbf3bib39"},{"first-page":"pp 309","year":"2017","author":"Malinowski","key":"nceacfbf3bib40"},{"key":"nceacfbf3bib41","doi-asserted-by":"publisher","first-page":"2693","DOI":"10.1109\/TED.2021.3072868","article-title":"Variability and energy consumption tradeoffs in multilevel programming of RRAM arrays","volume":"68","author":"Perez","year":"2021","journal-title":"IEEE Trans. Electron Devices"},{"key":"nceacfbf3bib42","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/27\/36\/365202","article-title":"Repeatable, accurate and high speed multi-level programming of memristor 1T1R arrays for power efficient analog computing applications","volume":"27","author":"Merced-Grafals","year":"2016","journal-title":"Nanotechnology"},{"key":"nceacfbf3bib43","first-page":"pp 1","article-title":"1S1R sub-threshold operation in crossbar arrays for low power BNN inference computing","author":"Lopez","year":"2022"}],"container-title":["Neuromorphic Computing and Engineering"],"original-title":[],"link":[{"URL":"https:\/\/iopscience.iop.org\/article\/10.1088\/2634-4386\/acfbf3","content-type":"text\/html","content-version":"am","intended-application":"text-mining"},{"URL":"https:\/\/iopscience.iop.org\/article\/10.1088\/2634-4386\/acfbf3\/pdf","content-type":"application\/pdf","content-version":"am","intended-application":"text-mining"},{"URL":"https:\/\/iopscience.iop.org\/article\/10.1088\/2634-4386\/acfbf3","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/iopscience.iop.org\/article\/10.1088\/2634-4386\/acfbf3\/pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/iopscience.iop.org\/article\/10.1088\/2634-4386\/acfbf3\/pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"https:\/\/iopscience.iop.org\/article\/10.1088\/2634-4386\/acfbf3\/pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/iopscience.iop.org\/article\/10.1088\/2634-4386\/acfbf3\/pdf","content-type":"application\/pdf","content-version":"am","intended-application":"similarity-checking"},{"URL":"https:\/\/iopscience.iop.org\/article\/10.1088\/2634-4386\/acfbf3\/pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,11]],"date-time":"2023-10-11T08:25:41Z","timestamp":1697012741000},"score":1,"resource":{"primary":{"URL":"https:\/\/iopscience.iop.org\/article\/10.1088\/2634-4386\/acfbf3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,11]]},"references-count":43,"journal-issue":{"issue":"4","published-online":{"date-parts":[[2023,10,11]]},"published-print":{"date-parts":[[2023,12,1]]}},"URL":"https:\/\/doi.org\/10.1088\/2634-4386\/acfbf3","relation":{},"ISSN":["2634-4386"],"issn-type":[{"type":"electronic","value":"2634-4386"}],"subject":[],"published":{"date-parts":[[2023,10,11]]},"assertion":[{"value":"Ternary \u0141ukasiewicz logic using memristive devices","name":"article_title","label":"Article Title"},{"value":"Neuromorphic Computing and Engineering","name":"journal_title","label":"Journal Title"},{"value":"paper","name":"article_type","label":"Article Type"},{"value":"\u00a9 2023 The Author(s). Published by IOP Publishing Ltd","name":"copyright_information","label":"Copyright Information"},{"value":"2023-03-14","name":"date_received","label":"Date Received","group":{"name":"publication_dates","label":"Publication dates"}},{"value":"2023-09-21","name":"date_accepted","label":"Date Accepted","group":{"name":"publication_dates","label":"Publication dates"}},{"value":"2023-10-11","name":"date_epub","label":"Online publication date","group":{"name":"publication_dates","label":"Publication dates"}}]}}