{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,14]],"date-time":"2025-10-14T12:10:23Z","timestamp":1760443823751,"version":"build-2065373602"},"reference-count":25,"publisher":"IOP Publishing","issue":"4","license":[{"start":{"date-parts":[[2025,10,14]],"date-time":"2025-10-14T00:00:00Z","timestamp":1760400000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"},{"start":{"date-parts":[[2025,10,14]],"date-time":"2025-10-14T00:00:00Z","timestamp":1760400000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/iopscience.iop.org\/info\/page\/text-and-data-mining"}],"funder":[{"DOI":"10.13039\/501100002347","name":"Bundesministerium f\u00fcr Bildung und Forschung","doi-asserted-by":"crossref","award":["01IS22093A-E"],"award-info":[{"award-number":["01IS22093A-E"]}],"id":[{"id":"10.13039\/501100002347","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"crossref","award":["INRC gift without restrictions"],"award-info":[{"award-number":["INRC gift without restrictions"]}],"id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["iopscience.iop.org"],"crossmark-restriction":false},"short-container-title":["Neuromorph. Comput. Eng."],"published-print":{"date-parts":[[2025,12,1]]},"abstract":"Abstract<\/jats:title>\n Progress in neuromorphic computing requires efficient implementation of standard computational problems, like adding numbers. Here we implement a variety of sequential and parallel binary adders in the Lava software framework, and deploy them to the neuromorphic chip Loihi 2. To the best of our knowledge, up to now, a neuromorphic implementation of such parallel adders has not been reported. We describe the time complexity, neuron and synaptic resources, as well as constraints on the bit width of the numbers that can be added with the current implementations. Further, we measure the time required for the addition operation on-chip. Importantly, we encounter trade-offs in terms of time complexity and required chip resources for the three considered adders. While sequential adders have linear time complexity \n \n \n \n \n O<\/mml:mi>\n <\/mml:mrow>\n (<\/mml:mo>\n n<\/mml:mi>\n )<\/mml:mo>\n <\/mml:mrow>\n <\/mml:math>\n <\/jats:inline-formula> and require a linearly increasing number of neurons and synapses with number of bits n<\/jats:italic>, the parallel adders have constant time complexity \n \n \n \n \n O<\/mml:mi>\n <\/mml:mrow>\n (<\/mml:mo>\n 1<\/mml:mn>\n )<\/mml:mo>\n <\/mml:mrow>\n <\/mml:math>\n <\/jats:inline-formula> and also require a linearly increasing number of neurons, but nonlinearly increasing synaptic resources (scaling with \n \n \n \n \n n<\/mml:mi>\n 2<\/mml:mn>\n <\/mml:msup>\n <\/mml:mrow>\n <\/mml:math>\n <\/jats:inline-formula> or \n \n \n \n n<\/mml:mi>\n \n n<\/mml:mi>\n <\/mml:msqrt>\n <\/mml:mrow>\n <\/mml:math>\n <\/jats:inline-formula>). This trade-off between compute time and chip resources may inform decisions in application development, and the implementations we provide may serve as a building block for further progress towards efficient neuromorphic algorithms.<\/jats:p>","DOI":"10.1088\/2634-4386\/ae0c91","type":"journal-article","created":{"date-parts":[[2025,10,14]],"date-time":"2025-10-14T11:46:58Z","timestamp":1760442418000},"page":"047001","update-policy":"https:\/\/doi.org\/10.1088\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Adding numbers with spiking neural circuits on neuromorphic hardware: a building block for future hybrid systems"],"prefix":"10.1088","volume":"5","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-0103-4532","authenticated-orcid":true,"given":"Oskar","family":"von Seeler","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0009-0002-7314-1536","authenticated-orcid":true,"given":"Elena C","family":"Offenberg","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6055-0296","authenticated-orcid":false,"given":"Carlo","family":"Michaelis","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1959-5644","authenticated-orcid":true,"given":"Jannik","family":"Luboeinski","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1838-1847","authenticated-orcid":true,"given":"Andrew B","family":"Lehr","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1901-6232","authenticated-orcid":false,"given":"Christian","family":"Tetzlaff","sequence":"additional","affiliation":[]}],"member":"266","published-online":{"date-parts":[[2025,10,14]]},"reference":[{"key":"nceae0c91bib1","doi-asserted-by":"publisher","first-page":"911","DOI":"10.1109\/JPROC.2021.3067593","type":"journal-article","article-title":"Advancing neuromorphic computing with Loihi: a survey of results and outlook","volume":"109","author":"Davies","year":"2021","journal-title":"Proc. IEEE"},{"key":"nceae0c91bib2","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1038\/s43588-021-00184-y","type":"journal-article","article-title":"Opportunities for neuromorphic computing algorithms and applications","volume":"2","author":"Schuman","year":"2022","journal-title":"Nat. Comput. Sci."},{"key":"nceae0c91bib3","doi-asserted-by":"publisher","first-page":"544","DOI":"10.1016\/j.neuron.2009.07.018","type":"journal-article","article-title":"Generating coherent patterns of activity from chaotic neural networks","volume":"63","author":"Sussillo","year":"2009","journal-title":"Neuron"},{"key":"nceae0c91bib4","doi-asserted-by":"publisher","first-page":"467","DOI":"10.1162\/neco.2009.11-08-901","type":"journal-article","article-title":"Supervised learning in spiking neural networks with ReSuMe: sequence learning, classification and spike shifting","volume":"22","author":"Ponulak","year":"2010","journal-title":"Neural Comput."},{"key":"nceae0c91bib5","doi-asserted-by":"publisher","first-page":"1514","DOI":"10.1162\/neco_a_01086","type":"journal-article","article-title":"SuperSpike: supervised learning in multilayer spiking neural networks","volume":"30","author":"Zenke","year":"2018","journal-title":"Neural Comput."},{"key":"nceae0c91bib6","doi-asserted-by":"publisher","first-page":"3625","DOI":"10.1038\/s41467-020-17236-y","type":"journal-article","article-title":"A solution to the learning dilemma for recurrent networks of spiking neurons","volume":"11","author":"Bellec","year":"2020","journal-title":"Nat. Commun."},{"key":"nceae0c91bib7","doi-asserted-by":"publisher","first-page":"35","DOI":"10.1145\/3409964.3461813","type":"conference-proceedings","article-title":"Provable advantages for graph algorithms in spiking neural networks","author":"Aimone","year":"2021"},{"key":"nceae0c91bib8","author":"Hennessy","year":"2012","edition":"5th edn","type":"book"},{"key":"nceae0c91bib9","doi-asserted-by":"publisher","first-page":"1324","DOI":"10.1109\/12.817389","type":"journal-article","article-title":"Two operand binary adders with threshold logic","volume":"48","author":"Ramos","year":"1999","journal-title":"IEEE Trans. Comput."},{"key":"nceae0c91bib10","doi-asserted-by":"publisher","first-page":"1402","DOI":"10.1109\/12.106225","type":"journal-article","article-title":"Depth-size tradeoffs for neural computation","volume":"40","author":"Siu","year":"1991","journal-title":"IEEE Trans. Comput."},{"key":"nceae0c91bib11","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-023-35005-x","type":"journal-article","article-title":"Encoding integers and rationals on neuromorphic computers using virtual neuron","volume":"13","author":"Date","year":"2023","journal-title":"Sci. Rep."},{"key":"nceae0c91bib12","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/ICRC60800.2023.10386397","type":"conference-proceedings","article-title":"Arithmetic primitives for efficient neuromorphic computing","author":"Wurm","year":"2023"},{"key":"nceae0c91bib13","first-page":"79","type":"conference-proceedings","article-title":"Spiking neural streaming binary arithmetic","author":"Aimone","year":"2021"},{"key":"nceae0c91bib14","doi-asserted-by":"publisher","DOI":"10.1088\/2634-4386\/aca7dd","type":"journal-article","article-title":"Binary operations on neuromorphic hardware with application to linear algebraic operations and stochastic equations","volume":"3","author":"Iaroshenko","year":"2023","journal-title":"Neuromorph. Comput. Eng."},{"key":"nceae0c91bib15","doi-asserted-by":"publisher","DOI":"10.1002\/aisy.202400524","type":"journal-article","article-title":"Analog implementation of a spiking system for performing arithmetic logic operations on mixed-signal neuromorphic processors","volume":"7","author":"Ayuso-Martinez","year":"2025","journal-title":"Adv. Intell. Syst."},{"key":"nceae0c91bib16","doi-asserted-by":"publisher","DOI":"10.1088\/2634-4386\/ace737","type":"journal-article","article-title":"The intel neuromorphic DNS challenge","volume":"3","author":"Timcheck","year":"2023","journal-title":"Neuromorph. Comput. Eng."},{"key":"nceae0c91bib17","article-title":"Intel builds world\u2019s largest neuromorphic system to enable more sustainable AI","year":"2024","type":"other"},{"key":"nceae0c91bib18","article-title":"Lava software framework","year":"2024","type":"other"},{"key":"nceae0c91bib19","doi-asserted-by":"publisher","DOI":"10.5281\/zenodo.17284922","type":"software","article-title":"Implementation for \u201cAdding numbers with spiking neural circuits on neuromorphic hardware\u201d","author":"von Seeler","year":"2025","unstructured":"von Seeler O 2025 Implementation for \u201cAdding numbers with spiking neural circuits on neuromorphic hardware\u201d 10.5281\/zenodo.17284922"},{"key":"nceae0c91bib20","article-title":"Understanding the Loihi 2 architecture","author":"Orchard","year":"2022","type":"other"},{"key":"nceae0c91bib21","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.2109194119","type":"journal-article","article-title":"Surrogate gradients for analog neuromorphic computing","volume":"119","author":"Cramer","year":"2022","journal-title":"Proc. Natl Acad. Sci. USA"},{"key":"nceae0c91bib22","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2022.873935","type":"journal-article","article-title":"Benchmarking neuromorphic hardware and its energy expenditure","volume":"16","author":"Ostrau","year":"2022","journal-title":"Front. Neurosci."},{"key":"nceae0c91bib23","doi-asserted-by":"publisher","DOI":"10.1088\/2634-4386\/ac889c","type":"journal-article","article-title":"A review of non-cognitive applications for neuromorphic computing","volume":"2","author":"Aimone","year":"2022","journal-title":"Neuromorph. Comput. Eng."},{"key":"nceae0c91bib24","doi-asserted-by":"publisher","first-page":"2","DOI":"10.52768\/JArtifIntellRobot\/1017","type":"journal-article","article-title":"HPC-AI benchmarks - a comparative overview of high-performance computing hardware and AI benchmarks across domains","volume":"1","author":"Lux","year":"2024","journal-title":"J. Artif. Intell. Robot."},{"key":"nceae0c91bib25","doi-asserted-by":"publisher","first-page":"115","DOI":"10.1007\/BF02478259","type":"journal-article","article-title":"A logical calculus of the ideas immanent in nervous activity","volume":"5","author":"McCulloch","year":"1943","journal-title":"Bull. Math. Biophys."}],"container-title":["Neuromorphic Computing and Engineering"],"original-title":[],"link":[{"URL":"https:\/\/iopscience.iop.org\/article\/10.1088\/2634-4386\/ae0c91","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/iopscience.iop.org\/article\/10.1088\/2634-4386\/ae0c91\/pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/iopscience.iop.org\/article\/10.1088\/2634-4386\/ae0c91\/pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/iopscience.iop.org\/article\/10.1088\/2634-4386\/ae0c91\/pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,14]],"date-time":"2025-10-14T11:46:59Z","timestamp":1760442419000},"score":1,"resource":{"primary":{"URL":"https:\/\/iopscience.iop.org\/article\/10.1088\/2634-4386\/ae0c91"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,14]]},"references-count":25,"journal-issue":{"issue":"4","published-online":{"date-parts":[[2025,10,14]]},"published-print":{"date-parts":[[2025,12,1]]}},"URL":"https:\/\/doi.org\/10.1088\/2634-4386\/ae0c91","relation":{},"ISSN":["2634-4386"],"issn-type":[{"value":"2634-4386","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,10,14]]},"assertion":[{"value":"Adding numbers with spiking neural circuits on neuromorphic hardware: a building block for future hybrid systems","name":"article_title","label":"Article Title"},{"value":"Neuromorphic Computing and Engineering","name":"journal_title","label":"Journal Title"},{"value":"paper","name":"article_type","label":"Article Type"},{"value":"\u00a9 2025 The Author(s). Published by IOP Publishing Ltd","name":"copyright_information","label":"Copyright Information"},{"value":"2025-05-06","name":"date_received","label":"Date Received","group":{"name":"publication_dates","label":"Publication dates"}},{"value":"2025-09-26","name":"date_accepted","label":"Date Accepted","group":{"name":"publication_dates","label":"Publication dates"}},{"value":"2025-10-14","name":"date_epub","label":"Online publication date","group":{"name":"publication_dates","label":"Publication dates"}}]}}