{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T16:53:56Z","timestamp":1755795236002,"version":"3.44.0"},"reference-count":28,"publisher":"Oxford University Press (OUP)","issue":"8","license":[{"start":{"date-parts":[[2025,5,31]],"date-time":"2025-05-31T00:00:00Z","timestamp":1748649600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/academic.oup.com\/pages\/standard-publication-reuse-rights"}],"funder":[{"name":"Natural Science Foundation of Shanghai","award":["20ZR1455900"],"award-info":[{"award-number":["20ZR1455900"]}]},{"name":"State Key Laboratory of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences","award":["CARCHA202005"],"award-info":[{"award-number":["CARCHA202005"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,8,14]]},"abstract":"<jats:title>Abstract<\/jats:title>\n               <jats:p>The globalization of the integrated circuit design industry makes it easier for the adversary to pirate intellectual property and insert hardware Trojans (HTs). Although many HT protection methods have been proposed, some malicious elements can still be inserted into vulnerable nodes. Trojans are usually inserted in the rare nodes with the lowest observability, which makes it hard for testers to discover them. In this paper, we propose a dual-protection technology to protect the circuit against HT attacks based on observability. First, we propose an algorithm to increase the low observabilities of the circuit, so as to make it difficult for attackers to implant HTs. Several existing approaches try to identify the low observability by setting a threshold artificially, which is not generic. We do not need to set thresholds when targeting the low observability. Second, we present another logic locking algorithm to enhance the entire circuit\u2019s security further. Simulation results on ISCAS85 benchmark and several larger circuits show that the proposed HT protection method has increased the lowest observability of the circuit by an average of 370.76 times. Furthermore, the logic locking technique maximizes the ambiguity for an attacker. Compared with the state of the art, the proposed logic locking can obtain better results, achieving a Hamming distance that is closer to 50% between the correct and incorrect outputs when a wrong key is applied.<\/jats:p>","DOI":"10.1093\/comjnl\/bxaf050","type":"journal-article","created":{"date-parts":[[2025,4,26]],"date-time":"2025-04-26T08:22:13Z","timestamp":1745655733000},"page":"1074-1085","source":"Crossref","is-referenced-by-count":0,"title":["A dual protection technology to thwart hardware Trojan insertion based on observability"],"prefix":"10.1093","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0019-8240","authenticated-orcid":false,"given":"Zhen","family":"Wang","sequence":"first","affiliation":[{"name":"College of Computer Science and Technology , Shanghai University of Electric Power, 1851 Huchenghuan Road, Shanghai 201306,","place":["China"]}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-3601-324X","authenticated-orcid":false,"given":"Jinfeng","family":"Lv","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology , Shanghai University of Electric Power, 1851 Huchenghuan Road, Shanghai 201306,","place":["China"]}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6460-7480","authenticated-orcid":false,"given":"Yuhao","family":"Zhou","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology , Tongji University, 4800 Cao'an Road, Shanghai 201804,","place":["China"]}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5829-8423","authenticated-orcid":false,"given":"Jianhui","family":"Jiang","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology , Tongji University, 4800 Cao'an Road, Shanghai 201804,","place":["China"]},{"name":"School of Information Science and Technology , Sanda University, 2727 Jinhai Road, Shanghai 201209,","place":["China"]}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1448-8938","authenticated-orcid":false,"given":"Yong","family":"Wang","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology , Shanghai University of Electric Power, 1851 Huchenghuan Road, Shanghai 201306,","place":["China"]}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"286","published-online":{"date-parts":[[2025,5,31]]},"reference":[{"key":"2025081702470705500_ref1","doi-asserted-by":"publisher","first-page":"1283","DOI":"10.1109\/JPROC.2014.2335155","article-title":"A primer on hardware security: models, methods, and metrics","volume":"102","author":"Rostami","year":"2014","journal-title":"Proc IEEE"},{"key":"2025081702470705500_ref2","doi-asserted-by":"publisher","first-page":"1207","DOI":"10.1109\/JPROC.2014.2332291","article-title":"Counterfeit integrated circuits: a rising threat in the global semiconductor supply chain","volume":"102","author":"Guin","year":"2014","journal-title":"Proc IEEE"},{"key":"2025081702470705500_ref3","doi-asserted-by":"publisher","first-page":"274","DOI":"10.1049\/iet-cdt.2014.0028","article-title":"Survey of hardware protection of design data for integrated circuits and intellectual properties","volume":"8","author":"Colombier","year":"2014","journal-title":"IET Comput Digit Tech"},{"volume-title":"Proceedings of 2021 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), Tampa, FL, USA, 7\u20139 July","key":"2025081702470705500_ref4"},{"key":"2025081702470705500_ref5","doi-asserted-by":"crossref","first-page":"1952","DOI":"10.1109\/TCAD.2019.2944586","article-title":"Keynote: a disquisition on logic locking","volume":"39","author":"Chakraborty","year":"2019","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"volume-title":"Proceedings of 2014 IEEE 20th International On-Line Testing Symposium (IOLTS), Platja d'Aro, Spain, 7\u20139 July","key":"2025081702470705500_ref6"},{"key":"2025081702470705500_ref7","doi-asserted-by":"crossref","first-page":"112","DOI":"10.1109\/TVLSI.2010.2093547","article-title":"A novel technique for improving hardware Trojan detection and reducing Trojan activation time","volume":"20","author":"Salmani","year":"2011","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"2025081702470705500_ref8","doi-asserted-by":"crossref","first-page":"338","DOI":"10.1109\/TIFS.2016.2613842","article-title":"COTD: reference-free hardware Trojan detection and recovery based on controllability and observability in gate-level netlist","volume":"12","author":"Salmani","year":"2016","journal-title":"IEEE Trans Inf Forensics Secur"},{"key":"2025081702470705500_ref9","doi-asserted-by":"crossref","first-page":"1384","DOI":"10.1109\/TCAD.2017.2753201","article-title":"Potential trigger detection for hardware Trojans","volume":"37","author":"Zou","year":"2017","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"2025081702470705500_ref10","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/TCAD.2018.2889663","article-title":"PMTP: a MAX-SAT-based approach to detect hardware Trojan using propagation of maximum transition probability","volume":"39","author":"Shabani","year":"2018","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"volume-title":"Proceedings of 2019 32nd International Conference on VLSI Design and 18th International Conference on Embedded Systems (VLSID), Delhi, India, 5\u20139 January","key":"2025081702470705500_ref11"},{"key":"2025081702470705500_ref12","doi-asserted-by":"crossref","first-page":"655","DOI":"10.1109\/TETC.2017.2787694","article-title":"Securing cyber-physical systems from hardware Trojan collusion","volume":"8","author":"Liu","year":"2017","journal-title":"IEEE Trans Emerg Top Comput"},{"volume-title":"Proceedings of the 2013 ACM SIGSAC Conference on Computer and Communications Security (CCS\u201913), Berlin, Germany, 4\u20138 November","key":"2025081702470705500_ref13"},{"key":"2025081702470705500_ref14","doi-asserted-by":"crossref","first-page":"410","DOI":"10.1109\/TC.2013.193","article-title":"Fault analysis-based logic encryption","volume":"64","author":"Rajendran","year":"2013","journal-title":"IEEE Trans Comput"},{"volume-title":"Proceedings of the 2017 ACM SIGSAC Conference on Computer and Communications Security (CCS\u201917), Dallas, TX, USA, 30 October\u20133 November","key":"2025081702470705500_ref15"},{"volume-title":"Proceedings of 2020 28th Iranian Conference on Electrical Engineering (ICEE), Tabriz, Iran, 4\u20136 August","key":"2025081702470705500_ref16"},{"volume-title":"Proceedings of 2022 IEEE Bombay Section Signature Conference (IBSSC), Mumbai, India, 8\u201310 December","key":"2025081702470705500_ref17"},{"key":"2025081702470705500_ref18","doi-asserted-by":"crossref","first-page":"1154","DOI":"10.1109\/TCAD.2021.3073855","article-title":"A novel algorithm for hardware Trojan detection through reverse engineering","volume":"41","author":"Rajendran","year":"2021","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"volume-title":"Proceedings of CHES 2009 \u2013 11th International Workshop on Cryptographic Hardware and Embedded Systems, Lausanne, Switzerland, 6\u20139 September","key":"2025081702470705500_ref19"},{"volume-title":"Proceedings of 2008 IEEE International Workshop on Hardware-Oriented Security and Trust, Anaheim, CA, USA, 9 June","key":"2025081702470705500_ref20"},{"volume-title":"Proceedings of 2016 IEEE 22nd International Symposium on On-Line Testing and Robust System Design (IOLTS), Sant Feliu de Guixols, Spain, 4\u20136 July","key":"2025081702470705500_ref21"},{"volume-title":"Proceedings of Design, Automation & Test in Europe Conference & Exhibition (DATE) 2017, Lausanne, Switzerland, 27\u201331 March","key":"2025081702470705500_ref22"},{"volume-title":"Proceedings of 2018 IEEE 3rd International Conference on Integrated Circuits and Microsystems (ICICM), Shanghai, China, 24\u201326 November","key":"2025081702470705500_ref23"},{"key":"2025081702470705500_ref24","doi-asserted-by":"publisher","first-page":"685","DOI":"10.1109\/TCS.1979.1084687","article-title":"Controllability\/observability analysis of digital circuits","volume":"26","author":"Goldstein","year":"1979","journal-title":"IEEE Trans Circuits Syst"},{"key":"2025081702470705500_ref25","doi-asserted-by":"publisher","DOI":"10.1016\/B978-0-12-800056-4.00006-6","volume-title":"Digital Design and Computer Architecture","author":"Harris","year":"2015"},{"key":"2025081702470705500_ref26","article-title":"Collection of 74 series [online]"},{"key":"2025081702470705500_ref27","article-title":"Collection of ISCAS-85 benchmarks [online]"},{"volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201908), Munich, Germany, 10\u201314 March","key":"2025081702470705500_ref28"}],"container-title":["The Computer Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/academic.oup.com\/comjnl\/article-pdf\/68\/8\/1074\/63412059\/bxaf050.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/academic.oup.com\/comjnl\/article-pdf\/68\/8\/1074\/63412059\/bxaf050.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,17]],"date-time":"2025-08-17T06:47:14Z","timestamp":1755413234000},"score":1,"resource":{"primary":{"URL":"https:\/\/academic.oup.com\/comjnl\/article\/68\/8\/1074\/8154527"}},"subtitle":[],"editor":[{"family":"Florence","sequence":"additional","affiliation":[],"role":[{"role":"editor","vocabulary":"crossref"}]}],"short-title":[],"issued":{"date-parts":[[2025,5,31]]},"references-count":28,"journal-issue":{"issue":"8","published-online":{"date-parts":[[2025,5,31]]},"published-print":{"date-parts":[[2025,8,14]]}},"URL":"https:\/\/doi.org\/10.1093\/comjnl\/bxaf050","relation":{},"ISSN":["0010-4620","1460-2067"],"issn-type":[{"type":"print","value":"0010-4620"},{"type":"electronic","value":"1460-2067"}],"subject":[],"published-other":{"date-parts":[[2025,8]]},"published":{"date-parts":[[2025,5,31]]}}}