{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,11,19]],"date-time":"2024-11-19T15:55:38Z","timestamp":1732031738247},"reference-count":13,"publisher":"Oxford University Press (OUP)","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005,11,1]]},"DOI":"10.1093\/comjnl\/bxh133","type":"journal-article","created":{"date-parts":[[2005,8,20]],"date-time":"2005-08-20T00:13:01Z","timestamp":1124496781000},"page":"630-641","source":"Crossref","is-referenced-by-count":5,"title":["A Memory System for Education"],"prefix":"10.1093","volume":"48","author":[{"given":"J.","family":"Djordjevic","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Nikolic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Mitrovic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"286","published-online":{"date-parts":[[2005,11]]},"reference":[{"key":"key\n\t\t\t\t20171011180733_B1","unstructured":"IEEE Computer Society\/ACM Computing (2003) Curriculum\u2013Computer Engineering. Available at http:\/\/www.eng.auburn.edu\/ece\/."},{"key":"key\n\t\t\t\t20171011180733_B2","unstructured":"Patterson, D. A. and Hennessy, J. L. (1996) Computer Architecture: A Quantitative Approach. Morgan Kaufman, San Francisco."},{"key":"key\n\t\t\t\t20171011180733_B3","doi-asserted-by":"crossref","unstructured":"Hughes, C. J., Pai, V. S., Ranganathan, P. and Adve S. V. (2002) RSIM: simulating shared-memory multiprocessors with ILP processors. IEEE Computer, 35 (2), 40\u201349.","DOI":"10.1109\/2.982915"},{"key":"key\n\t\t\t\t20171011180733_B4","doi-asserted-by":"crossref","unstructured":"Ibbett, R.N. (2000) HASE DLX Simulation Model. IEEE Micro, 20 (3), 38\u201347.","DOI":"10.1109\/40.846310"},{"key":"key\n\t\t\t\t20171011180733_B5","unstructured":"Cache Simulator Version 1.9 (2003) Available at http:\/\/www.ece.gatech.edu\/research\/labs\/reveng\/cachesim."},{"key":"key\n\t\t\t\t20171011180733_B6","doi-asserted-by":"crossref","unstructured":"Schintke, F., Simon, J. and Reinefeld, A. (2001) A cache simulator for shared memory systems. In Proc. Int. Conf. on Computational Science (ICCS 2001), LNCS2074, 569\u2013578. Springer-Verlag.","DOI":"10.1007\/3-540-45718-6_62"},{"key":"key\n\t\t\t\t20171011180733_B7","doi-asserted-by":"crossref","unstructured":"Lebeck, A. R. and Wood, D. A. (1997) Active memory: a new abstraction for memory system simulation. ACM Trans. Model. Comput. Simul., 7 (1), 42\u201377.","DOI":"10.1145\/244804.244806"},{"key":"key\n\t\t\t\t20171011180733_B8","doi-asserted-by":"crossref","unstructured":"Branovic, I., Giorgi, R. and Prete, A. (2002) Web-based training on computer architecture: the case for JCachesim. In Proc. Workshop on Computer Architecture Education, Alaska, May 26,pp. 56\u201361.","DOI":"10.1145\/1275462.1275477"},{"key":"key\n\t\t\t\t20171011180733_B9","doi-asserted-by":"crossref","unstructured":"Zahran, M. (2003) On cache memory hierarchy for chip-multiprocessor. ACM Comput. Arch. News, 31 (1), 39\u201348.","DOI":"10.1145\/773365.773370"},{"key":"key\n\t\t\t\t20171011180733_B10","unstructured":"Shivakumar, P. and Jouppi. N. J. (2001) Cacti 3.0: An Integrated Cache Timing, Power, and Area Model. Technical Report, Compaq Computer Corporation."},{"key":"key\n\t\t\t\t20171011180733_B11","doi-asserted-by":"crossref","unstructured":"Djordjevic, J., Milenkovic, A. and Grbanovic, N. (2000) An educational environment for teaching a course in computer architecture and organization. IEEE Micro, 20 (3), 66\u201374.","DOI":"10.1109\/40.846311"},{"key":"key\n\t\t\t\t20171011180733_B12","unstructured":"Djordjevic, J., Milenkovic, A. and Prodanovic, S. (1999) A hierarchical memory system environment. IEEE Computer Society TC Computer Architecture Newsletter, July, 60\u201362."},{"key":"key\n\t\t\t\t20171011180733_B13","unstructured":"Djordjevic, J. (2003) Computer Architecture and Organization Educational Environment\u2014Memory System. University of Belgrade, Belgrade (in Serbian)."}],"container-title":["The Computer Journal"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/academic.oup.com\/comjnl\/article-pdf\/48\/6\/630\/1026111\/bxh133.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,11]],"date-time":"2017-10-11T22:07:56Z","timestamp":1507759676000},"score":1,"resource":{"primary":{"URL":"http:\/\/academic.oup.com\/comjnl\/article\/48\/6\/630\/358379\/A-Memory-System-for-Education"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,11,1]]},"references-count":13,"journal-issue":{"issue":"6","published-online":{"date-parts":[[2005,11]]},"published-print":{"date-parts":[[2005,11,1]]}},"URL":"https:\/\/doi.org\/10.1093\/comjnl\/bxh133","relation":{},"ISSN":["1460-2067","0010-4620"],"issn-type":[{"value":"1460-2067","type":"electronic"},{"value":"0010-4620","type":"print"}],"subject":[],"published-other":{"date-parts":[[2005,11]]},"published":{"date-parts":[[2005,11,1]]}}}