{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,6]],"date-time":"2023-01-06T22:19:54Z","timestamp":1673043594321},"reference-count":0,"publisher":"Oxford University Press (OUP)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["The Computer Journal"],"DOI":"10.1093\/comjnl\/bxm061","type":"journal-article","created":{"date-parts":[[2007,9,6]],"date-time":"2007-09-06T00:15:06Z","timestamp":1189037706000},"page":"192-206","source":"Crossref","is-referenced-by-count":3,"title":["Accurate and Efficient Cache Warmup for Sampled Processor Simulation Through NSL-BLRL"],"prefix":"10.1093","volume":"51","author":[{"given":"L.","family":"Van Ertvelde","sequence":"first","affiliation":[]},{"given":"F.","family":"Hellebaut","sequence":"additional","affiliation":[]},{"given":"L.","family":"Eeckhout","sequence":"additional","affiliation":[]}],"member":"286","published-online":{"date-parts":[[2007,8,29]]},"container-title":["The Computer Journal"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/academic.oup.com\/comjnl\/article-pdf\/51\/2\/192\/996906\/bxm061.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,8,22]],"date-time":"2017-08-22T20:19:59Z","timestamp":1503433199000},"score":1,"resource":{"primary":{"URL":"https:\/\/academic.oup.com\/comjnl\/article-lookup\/doi\/10.1093\/comjnl\/bxm061"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8,29]]},"references-count":0,"journal-issue":{"issue":"2","published-online":{"date-parts":[[2007,8,29]]}},"URL":"https:\/\/doi.org\/10.1093\/comjnl\/bxm061","relation":{},"ISSN":["0010-4620","1460-2067"],"issn-type":[{"value":"0010-4620","type":"print"},{"value":"1460-2067","type":"electronic"}],"subject":[],"published":{"date-parts":[[2007,8,29]]}}}