{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T13:13:12Z","timestamp":1648645992782},"reference-count":0,"publisher":"Oxford University Press (OUP)","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["The Computer Journal"],"published-print":{"date-parts":[[2010,1,1]]},"DOI":"10.1093\/comjnl\/bxn055","type":"journal-article","created":{"date-parts":[[2008,11,8]],"date-time":"2008-11-08T01:44:35Z","timestamp":1226108675000},"page":"127-127","source":"Crossref","is-referenced-by-count":0,"title":["Jari Nurmi * Processor Design - System-on-Chip Computing for ASICs and FPGAs. Springer (2007). ISBN: 978-1-4020-5529-4. 525 pp. Hardcover"],"prefix":"10.1093","volume":"53","author":[{"given":"R.","family":"Jasinski","sequence":"first","affiliation":[]}],"member":"286","published-online":{"date-parts":[[2008,11,7]]},"container-title":["The Computer Journal"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/academic.oup.com\/comjnl\/article-pdf\/53\/1\/127\/1253635\/bxn055.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,8,23]],"date-time":"2017-08-23T01:25:37Z","timestamp":1503451537000},"score":1,"resource":{"primary":{"URL":"https:\/\/academic.oup.com\/comjnl\/article-lookup\/doi\/10.1093\/comjnl\/bxn055"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11,7]]},"references-count":0,"journal-issue":{"issue":"1","published-online":{"date-parts":[[2009,12,17]]},"published-print":{"date-parts":[[2010,1,1]]}},"URL":"https:\/\/doi.org\/10.1093\/comjnl\/bxn055","relation":{},"ISSN":["0010-4620","1460-2067"],"issn-type":[{"value":"0010-4620","type":"print"},{"value":"1460-2067","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,11,7]]}}}