{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T21:10:08Z","timestamp":1748812208598,"version":"3.41.0"},"reference-count":51,"publisher":"Oxford University Press (OUP)","issue":"10","funder":[{"name":"Ministry of Education and Science of Spain, co-funded by the European Regional Development Fund (ERDF\/FEDER)","award":["TIN 2010-17541"],"award-info":[{"award-number":["TIN 2010-17541"]}]},{"DOI":"10.13039\/501100010801","name":"Xunta de Galicia","doi-asserted-by":"crossref","award":["CN2012\/151 and 2010\/28"],"award-info":[{"award-number":["CN2012\/151 and 2010\/28"]}],"id":[{"id":"10.13039\/501100010801","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["The Computer Journal"],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1093\/comjnl\/bxw010","type":"journal-article","created":{"date-parts":[[2016,3,18]],"date-time":"2016-03-18T01:18:51Z","timestamp":1458263931000},"page":"1453-1469","source":"Crossref","is-referenced-by-count":1,"title":["Asymmetric Allocation in a Shared Flexible Signature Module for Multicore Processors"],"prefix":"10.1093","volume":"59","author":[{"given":"Lois","family":"Orosa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Javier D.","family":"Bruguera","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Elisardo","family":"Antelo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"286","published-online":{"date-parts":[[2016,3,17]]},"reference":[{"key":"2017011902300839000_59.10.1453.1","doi-asserted-by":"publisher","DOI":"10.1145\/362686.362692"},{"key":"2017011902300839000_59.10.1453.2","doi-asserted-by":"publisher","DOI":"10.1016\/j.comnet.2010.12.025"},{"key":"2017011902300839000_59.10.1453.3","doi-asserted-by":"crossref","unstructured":"Donnet B. , Baynat B. and Friedman T. (2006) Retouched Bloom Filters: Allowing Networked Applications to Trade Off Selected False Positives Against False Negatives. Proc. 2006 ACM CoNEXT Conf. Article No. 13. ACM.","DOI":"10.1145\/1368436.1368454"},{"key":"2017011902300839000_59.10.1453.4","doi-asserted-by":"crossref","unstructured":"Deng F. and Rafiei D. (2006) Approximately Detecting Duplicates for Streaming Data using Stable Bloom Filters. Proc. 2006 ACM SIGMOD Int. Conf. Management of Data, pp. 25\u201336. ACM.","DOI":"10.1145\/1142473.1142477"},{"key":"2017011902300839000_59.10.1453.5","doi-asserted-by":"crossref","unstructured":"Fan L. , Cao P. , Almeida J. and Broder A.Z. (1998) Summary Cache: A Scalable Wide-area Web Cache Sharing Protocol. ACM SIGCOMM Computer Commun. Rev., pp. 254\u2013265. ACM.","DOI":"10.1145\/285243.285287"},{"key":"2017011902300839000_59.10.1453.6","doi-asserted-by":"publisher","DOI":"10.1109\/SURV.2011.031611.00024"},{"key":"2017011902300839000_59.10.1453.7","unstructured":"Wikipedia (2015) Bloom filter \u2014 wikipedia, the free encyclopedia. [Online]."},{"key":"2017011902300839000_59.10.1453.8","doi-asserted-by":"crossref","unstructured":"Yen L. , Bobba J. , Marty M.R. , Moore K.E. , Volos H. , Hill M.D. , Swift M.M. and Wood D.A. (2007) Logtm-se: Decoupling Hardware Transactional Memory from Caches. Proc. 2007 IEEE 13th Int. Symp. High Performance Computer Architecture, HPCA'07, Washington, DC, USA, pp. 261\u2013272. IEEE Computer Society.","DOI":"10.1109\/HPCA.2007.346204"},{"key":"2017011902300839000_59.10.1453.9","unstructured":"Peng L. , guo Xie L. , qiang Zhang X. and yan Xie X. (2010) Conflict Detection via Adaptive Signature for Software Transactional Memory. 2010 2nd Int. Conf. Computer Engineering and Technology (ICCET), April, pp. V2-306\u2013V2-310."},{"key":"2017011902300839000_59.10.1453.10","doi-asserted-by":"crossref","first-page":"27","DOI":"10.1145\/1961296.1950372","article-title":"Hardware acceleration of transactional memory on commodity systems","volume":"46","author":"Casper","year":"2011","journal-title":"SIGPLAN Not."},{"key":"2017011902300839000_59.10.1453.11","doi-asserted-by":"crossref","unstructured":"Ferri C. , Marongiu A. , Lipton B. , Bahar R.I. , Moreshet T. , Benini L. and Herlihy M. (2011) Soc-tm: Integrated hw\/sw Support for Transactional Memory Programming on Embedded Mpsocs. Proc. Seventh IEEE\/ACM\/IFIP Int. Conf. Hardware\/Software Codesign and System Synthesis, CODES+ISSS'11, New York, NY, USA, pp. 39\u201348. ACM.","DOI":"10.1145\/2039370.2039380"},{"key":"2017011902300839000_59.10.1453.12","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2012.292"},{"key":"2017011902300839000_59.10.1453.13","doi-asserted-by":"crossref","unstructured":"Qi S. , Otsuki N. , Nogueira L.O. , Muzahid A. and Torrellas J. (2012) Pacman: Tolerating Asymmetric Data Races with Unintrusive Hardware, pp. 1\u201312. Los Alamitos, CA, USA: IEEE Computer Society.","DOI":"10.1109\/HPCA.2012.6169039"},{"key":"2017011902300839000_59.10.1453.14","doi-asserted-by":"crossref","first-page":"145","DOI":"10.1145\/1353536.1346300","article-title":"Softsig: software-exposed hardware signatures for code analysis and optimization","volume":"43","author":"Tuck","year":"2008","journal-title":"SIGPLAN Not."},{"key":"2017011902300839000_59.10.1453.15","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1145\/2490301.2451119","article-title":"Denovond: efficient hardware support for disciplined non-determinism","volume":"41","author":"Sung","year":"2013","journal-title":"SIGARCH Comput. Archit. News"},{"key":"2017011902300839000_59.10.1453.16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2012011"},{"key":"2017011902300839000_59.10.1453.17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.56"},{"key":"2017011902300839000_59.10.1453.18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2311234"},{"key":"2017011902300839000_59.10.1453.19","unstructured":"Lin Y.-D. , Lin P.-C. , Lai Y.-C. and Liu T.-Y. (2009) Hardware software codesign for high-speed signature-based virus scanning. IEEE Micro, pp. 1\u20131."},{"key":"2017011902300839000_59.10.1453.20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.193"},{"key":"2017011902300839000_59.10.1453.21","doi-asserted-by":"crossref","unstructured":"Tripathy A. , Ieong K.C. , Patra A. and Mahapatra R. (2013) A Reconfigurable Computing Architecture for Semantic Information Filtering. 2013 IEEE Int. Conf. Big Data, pp. 212\u2013218. IEEE.","DOI":"10.1109\/BigData.2013.6691577"},{"key":"2017011902300839000_59.10.1453.22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2196060"},{"key":"2017011902300839000_59.10.1453.23","doi-asserted-by":"crossref","unstructured":"Liu J. , Jaiyen B. , Veras R. and Mutlu O. (2012) Raidr: Retention-aware Intelligent Dram Refresh. Proc. 39th Annual Int. Symp. Computer Architecture, ISCA'12, Washington, DC, USA, pp. 1\u201312. IEEE Computer Society,","DOI":"10.1145\/2366231.2337161"},{"key":"2017011902300839000_59.10.1453.24","unstructured":"Lyons M.J. (2013) Toward a hardware accelerated future. PhD Thesis, Harvard University."},{"key":"2017011902300839000_59.10.1453.25","doi-asserted-by":"crossref","unstructured":"Horowitz M. (2014) 1.1 Computing's Energy Problem (and what we can do about it). 2014 IEEE Int. Solid-State Circuits Conf. Digest of Technical Papers (ISSCC), pp. 10\u201314. IEEE.","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"2017011902300839000_59.10.1453.26","doi-asserted-by":"crossref","first-page":"30:1","DOI":"10.1145\/2086696.2086709","article-title":"FlexSig: implementing flexible hardware signatures","volume":"8","author":"Orosa","year":"2012","journal-title":"ACM Trans. Archit. Code Optim."},{"key":"2017011902300839000_59.10.1453.27","doi-asserted-by":"crossref","unstructured":"Herlihy M. and Moss J.E.B. (1993) Transactional Memory: Architectural Support for Lock-free Data Structures. Proc. 20th Annual Int. Symp. Computer Architecture, ISCA'93, New York, NY, USA, pp. 289\u2013300. ACM.","DOI":"10.1145\/165123.165164"},{"key":"2017011902300839000_59.10.1453.28","doi-asserted-by":"crossref","first-page":"48","DOI":"10.1109\/MM.2011.108","article-title":"The IBM blue gene\/Q compute chip","volume":"32","author":"Haring","year":"2012","journal-title":"IEEE Micro"},{"key":"2017011902300839000_59.10.1453.29","unstructured":"Advanced Micro Devices (2009) Advanced synchronization facility \u2013 proposed architectural specification Inc., 2.1 edition."},{"key":"2017011902300839000_59.10.1453.30","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1109\/MM.2014.10","article-title":"Haswell: the fourth-generation intel core processor","volume":"34","author":"Hammarlund","year":"2014","journal-title":"IEEE Micro"},{"key":"2017011902300839000_59.10.1453.31","doi-asserted-by":"crossref","unstructured":"Calciu I. , Gottschlich J. , Shpeisman T. , Pokam G. and Herlihy M. (2014) Invyswell: A Hybrid Transactional Memory for Haswell's Restricted Transactional Memory. Proc. 23rd Int. Conf. Parallel Architectures and Compilation, pp. 187\u2013200. ACM.","DOI":"10.1145\/2628071.2628086"},{"key":"2017011902300839000_59.10.1453.32","doi-asserted-by":"crossref","unstructured":"Chang F. , Feng W.-C. and Li K. (2004) Approximate Caches for Packet Classification. Twenty-third AnnualJoint Conf. IEEE Computer and Communications Societies, INFOCOM 2004, pp. 2196\u20132207. IEEE.","DOI":"10.1109\/INFCOM.2004.1354643"},{"key":"2017011902300839000_59.10.1453.33","doi-asserted-by":"crossref","first-page":"44:1","DOI":"10.1145\/2400682.2400703","article-title":"Lock-contention-aware scheduler: a scalable and energy-efficient method for addressing scalability collapse on multicore systems","volume":"9","author":"Cui","year":"2013","journal-title":"ACM Trans. Archit. Code Optim."},{"key":"2017011902300839000_59.10.1453.34","doi-asserted-by":"crossref","unstructured":"Johnson F.R. , Stoica R. , Ailamaki A. and Mowry T.C. (2010) Decoupling Contention Management from Scheduling. Proc. 15th Edition of ASPLOS on Architectural Support for Programming Languages and Operating Systems, ASPLOS XV, New York, NY, USA, pp. 117\u2013128. ACM.","DOI":"10.1145\/1736020.1736035"},{"key":"2017011902300839000_59.10.1453.35","doi-asserted-by":"crossref","unstructured":"Shavit N. and Touitou D. (1995) Software Transactional Memory. Proc. 14th Annual ACM Symp. Principles of Distributed Computing, PODC'95, New York, NY, USA, pp. 204\u2013213. ACM.","DOI":"10.1145\/224964.224987"},{"key":"2017011902300839000_59.10.1453.36","doi-asserted-by":"crossref","unstructured":"Shriraman A. , Dwarkadas S. and Scott M.L. (2008) Flexible Decoupled Transactional Memory Support. Proc. 35th Annual Int. Symp. Computer Architecture, ISCA'08, pp. 139\u2013150.","DOI":"10.1109\/ISCA.2008.17"},{"key":"2017011902300839000_59.10.1453.37","unstructured":"Yen L. (2009) Signatures in transactional memory systems. PhD Thesis."},{"key":"2017011902300839000_59.10.1453.38","unstructured":"Cao Minh C. , Chung J. , Kozyrakis and Olukotun K. (2008) STAMP: Stanford Transactional Applications for Multi-processing. IISWC'08: Proc. IEEE Int. Symp. Workload Characterization, September."},{"key":"2017011902300839000_59.10.1453.39","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.230"},{"key":"2017011902300839000_59.10.1453.40","doi-asserted-by":"crossref","unstructured":"Orosa L. , Bruguera J.D. and Antelo E. (2016) Supplemental material to asymmetric allocation in a flexible signature module for multicore processors. www.comjnl.oxfordjournals.org .","DOI":"10.1093\/comjnl\/bxw010"},{"key":"2017011902300839000_59.10.1453.41","unstructured":"Vazquez A. and Antelo E. (2012) Area and Delay Evaluation Model for CMOS Circuits. Technical Report. http:\/\/www.ac.usc.es\/node\/1607 ."},{"key":"2017011902300839000_59.10.1453.42","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/bxt056"},{"key":"2017011902300839000_59.10.1453.43","doi-asserted-by":"crossref","unstructured":"Wang A. , Gaudet M. , Wu P. , Amaral J.N. , Ohmacht M. , Barton C. , Silvera R. and Michael M. (2012) Evaluation of Blue gene\/q Hardware Support for Transactional Memories. Proc. 21st Int. Conf. Parallel Architectures and Compilation Techniques, PACT'12, New York, NY, USA, pp. 127\u2013136. ACM.","DOI":"10.1145\/2370816.2370836"},{"key":"2017011902300839000_59.10.1453.44","doi-asserted-by":"crossref","unstructured":"Stuecheli J. (2013) Next generation power microprocessor. Hot Chips .","DOI":"10.1109\/HOTCHIPS.2013.7478303"},{"key":"2017011902300839000_59.10.1453.45","unstructured":"Marathe V.J. , Spear M.F. , Heriot C. , Acharya A. , Eisenstat D. , Scherer W.N. III and Scott M.L. (2006) Lowering the overhead of nonblocking software transactional memory. Proc. 1st ACM SIGPLAN, Workshop on Languages, Compilers, and Hardware Support for Transactional Computing (TRANSACT'06)."},{"key":"2017011902300839000_59.10.1453.46","doi-asserted-by":"publisher","DOI":"10.1145\/1064978.1065034"},{"key":"2017011902300839000_59.10.1453.47","doi-asserted-by":"crossref","unstructured":"Hong S. , Oguntebi T. , Casper J. , Bronson N. , Kozyrakis C. and Olukotun K. (2010) Eigenbench: A Simple Exploration Tool for Orthogonal tm Characteristics. 2010 IEEE Int. Symp. Workload Characterization (IISWC), pp. 1\u201311. IEEE.","DOI":"10.1109\/IISWC.2010.5648812"},{"key":"2017011902300839000_59.10.1453.48","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2012.138"},{"key":"2017011902300839000_59.10.1453.49","unstructured":"Korgaonkar K. , Garimella K. and Veezhinathan K. (2012) Size-proportional signature sharing for transactional memory systems. FASPP Workshop."},{"key":"2017011902300839000_59.10.1453.50","doi-asserted-by":"publisher","DOI":"10.1016\/j.ipl.2006.10.007"},{"key":"2017011902300839000_59.10.1453.51","doi-asserted-by":"publisher","DOI":"10.1109\/TKDE.2009.57"}],"container-title":["The Computer Journal"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/academic.oup.com\/comjnl\/article-pdf\/59\/10\/1453\/10322704\/bxw010.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T20:49:35Z","timestamp":1748810975000},"score":1,"resource":{"primary":{"URL":"https:\/\/academic.oup.com\/comjnl\/article-lookup\/doi\/10.1093\/comjnl\/bxw010"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3,17]]},"references-count":51,"journal-issue":{"issue":"10","published-online":{"date-parts":[[2016,10,14]]},"published-print":{"date-parts":[[2016,10]]}},"alternative-id":["10.1093\/comjnl\/bxw010"],"URL":"https:\/\/doi.org\/10.1093\/comjnl\/bxw010","relation":{},"ISSN":["0010-4620","1460-2067"],"issn-type":[{"type":"print","value":"0010-4620"},{"type":"electronic","value":"1460-2067"}],"subject":[],"published":{"date-parts":[[2016,3,17]]}}}