{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,14]],"date-time":"2025-06-14T00:40:00Z","timestamp":1749861600874,"version":"3.41.0"},"reference-count":26,"publisher":"Oxford University Press (OUP)","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["The Computer Journal"],"DOI":"10.1093\/comjnl\/bxx001","type":"journal-article","created":{"date-parts":[[2017,1,4]],"date-time":"2017-01-04T12:05:51Z","timestamp":1483531551000},"source":"Crossref","is-referenced-by-count":2,"title":["On Improving Performance and Energy Efficiency for Register-File Connected Clustered VLIW Architectures for Embedded System Usage"],"prefix":"10.1093","author":[{"given":"Hu","family":"He","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xu","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yanjun","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"286","published-online":{"date-parts":[[2017,1,22]]},"reference":[{"key":"2017012317150697000_bxx001v1.1","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1109\/40.820055","article-title":"The TigerSHARC DSP architecture","volume":"20","author":"Fridman","year":"2000","journal-title":"IEEE Micro"},{"key":"2017012317150697000_bxx001v1.2","unstructured":"Texas Instruments, Inc . (1998) TMS320C62x\/67x CPU and instruction set reference guide."},{"key":"2017012317150697000_bxx001v1.3","doi-asserted-by":"crossref","unstructured":"Faraboschi, P. , Brown, G. , Fisher, J. and Desoll, G . (2000) Lx: A Technology Platform for Customizable VLIW Embedded Processing. In Proc. ISCA'00, pp. 203\u2013213.","DOI":"10.1145\/339647.339682"},{"key":"2017012317150697000_bxx001v1.4","unstructured":"Terechko, A. , Garg, M. and Corporaal, H. (2005) Register File Energy Optimization for Snooping Based Clustered VLIW Architectures. In Proc. VLSID'05, pp. 557\u2013563. IEEE Computer Society, Washington, Dc."},{"key":"2017012317150697000_bxx001v1.5","unstructured":"(2016) Mediabench. DOI=http:\/\/euler.slu.edu\/fritts\/mediabench\/."},{"key":"2017012317150697000_bxx001v1.6","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1007\/BF01205182","article-title":"The multiflow trace scheduling compiler","volume":"7","author":"Lowney","year":"1993","journal-title":"J. Supercomput."},{"key":"2017012317150697000_bxx001v1.7","doi-asserted-by":"crossref","unstructured":"Fisher, J.A. , Ellis, J.R. , Ruttenberg, J.C. and Nicolau, A . (1984) Parallel Processing: A Smart Compiler and a Dumb Machine. In Proc. SIG-PLAN Symposium on Compiler Construction'84, pp. 37\u201347.","DOI":"10.1145\/502874.502878"},{"key":"2017012317150697000_bxx001v1.8","unstructured":"TMS320C62xx CPU and Instruction Set: Reference Guide. Manufacturing Part #D426008-9761, Revision A, 1997, Texas Instrucments, Inc."},{"key":"2017012317150697000_bxx001v1.9","doi-asserted-by":"crossref","unstructured":"Huang, Y.Z. , Zhao, M.Y. and Xue, C.J. (2012) WCET-Aware Re-scheduling Register Allocation for Real-Time Embedded Systems With Clustered VLIW Architecture. In Proc. LCTES \u201812, pp. 31\u201340. ACM, New York.","DOI":"10.1145\/2248418.2248424"},{"key":"2017012317150697000_bxx001v1.10","doi-asserted-by":"crossref","unstructured":"Zhang, Y.J. , He, H. and Sun, Y.H. (2005) A New Register File Access Architecture for Software Pipelining in VLIW Processors. In Proc. ASP-DAC \u201805, Shanghai, China, January 18\u201321, pp. 627\u2013630. ACM, New York.","DOI":"10.1145\/1120725.1120979"},{"key":"2017012317150697000_bxx001v1.11","doi-asserted-by":"crossref","unstructured":"Zalamea, J. , Llosa, J. , Ayguade, E. and Valero, M. (2001) Modulo Scheduling With Integrated Register Spilling for Clustered VLIW Architectures. In Proc. MICRO \u201801, December 1\u20135, pp. 160\u2013169. IEEE Computer Society, Washington, DC.","DOI":"10.1109\/MICRO.2001.991115"},{"key":"2017012317150697000_bxx001v1.12","doi-asserted-by":"crossref","unstructured":"Codina, J.M. , Sanchez, J. and Gonzalez, A. (2001) A Unified Modulo Scheduling and Register Allocation Technique for Clustered Processors. In Proc. PACT \u201801, Barcelona, Spain, September 8\u201312, pp. 175\u2013184. IEEE Computer Society, Washington, DC.","DOI":"10.1109\/PACT.2001.953298"},{"key":"2017012317150697000_bxx001v1.13","doi-asserted-by":"crossref","unstructured":"Codina, J.M. , Sanchez, J. and Gonzalez, A. (2007) Virtual Cluster Scheduling Through the Scheduling Graph. In Proc. CGO \u201807, San Jose, USA, March 11\u201314, pp. 89\u2013101. IEEE Computer Society, Washington, DC.","DOI":"10.1109\/CGO.2007.39"},{"key":"2017012317150697000_bxx001v1.14","doi-asserted-by":"crossref","unstructured":"Aleta, A. , Codina, J.M. , Sanchez, J. and Gonzalez, A. (2001) Graph-Partitioning Based Instruction Scheduling for Clustered Processors. In Proc. MICRO \u201801, December 1\u20135, pp. 150\u2013159. IEEE Computer Society, Washington, DC.","DOI":"10.1109\/MICRO.2001.991114"},{"key":"2017012317150697000_bxx001v1.15","doi-asserted-by":"crossref","first-page":"770","DOI":"10.1109\/TC.2009.32","article-title":"AGAMOS: a graph-based approach to modulo scheduling for clustered microarchitectures","volume":"58","author":"Aleta","year":"2009","journal-title":"IEEE Trans. Comput."},{"key":"2017012317150697000_bxx001v1.16","doi-asserted-by":"crossref","first-page":"4538","DOI":"10.1109\/TSP.2009.2024870","article-title":"Optimizing scheduling and intercluster connection for application-specific DSP processors","volume":"57","author":"Xu","year":"2009","journal-title":"IEEE Trans. Signal Process."},{"key":"2017012317150697000_bxx001v1.17","doi-asserted-by":"crossref","unstructured":"Arafath, K.M.I.Y. and Ajayan, K.K. (2011) A Novel Instruction Scheduling Scheme for Clustered VLIW Architecture. In Proc. RAICS \u201811, Trivandrum, India, December 22\u201324, pp. 783\u2013787. IEEE Computer Society, Washington, DC.","DOI":"10.1109\/RAICS.2011.6069416"},{"key":"2017012317150697000_bxx001v1.18","doi-asserted-by":"crossref","unstructured":"Zhang, X.M. , Wu, H. and Xue, J.L. (2011) An Efficient Heuristic for Instruction Scheduling on Clustered VLIW Processors. In Proc. CASES \u201811, Taipei, China, October 9\u201314, pp. 35\u201344. IEEE Computer Society, Washington, DC.","DOI":"10.1145\/2038698.2038707"},{"key":"2017012317150697000_bxx001v1.19","doi-asserted-by":"crossref","first-page":"840","DOI":"10.1109\/TPDS.2013.80","article-title":"A high-utilization scheduling scheme of stream programs on clustered VLIW stream architectures","volume":"25","author":"Jiang","year":"2014","journal-title":"IEEE Trans. Parall. Distrib. Syst."},{"key":"2017012317150697000_bxx001v1.20","doi-asserted-by":"crossref","unstructured":"Zhou, Z.X. , He, H. , Zhang, Y.J. , Sun, Y.H. and Chen, A. (2007) A 2-Dimension Force-Directed Scheduling Algorithm for Register-File-Connectivity Clustered VLIW Architecture. In Proc. ASAP \u201807, Montreal, Canada, July 9\u201311, pp. 371\u2013376. IEEE Computer Society, Washington, DC.","DOI":"10.1109\/ASAP.2007.4459292"},{"key":"2017012317150697000_bxx001v1.21","doi-asserted-by":"crossref","first-page":"1903","DOI":"10.1155\/2013\/913038","article-title":"Optimizing instruction scheduling and register allocation for register-file-connected clustered VLIW architectures","volume":"2013","author":"Tang","year":"2013","journal-title":"Sci. World J."},{"key":"2017012317150697000_bxx001v1.22","unstructured":"Sethi, R . (1976) Algorithms for minimal-length schedules. In Coffman, E.G. TMS320C62xx CPU and Instruction Set: Reference Guide. Manufacturing Part #D426008-9761, Revision A, Wiley, New York, USA."},{"key":"2017012317150697000_bxx001v1.23","unstructured":"Lee, C. and Stoodley, M. (2016) UTDSP BenchMark Suite. DOI: http:\/\/www.eecg.toronto.edu\/corinna\/DSP\/infrastructure\/-UTDSP.tar.gz."},{"key":"2017012317150697000_bxx001v1.24","doi-asserted-by":"crossref","first-page":"561","DOI":"10.1016\/S1007-0214(09)70118-X","article-title":"Architecture design of a variable length instruction set VLIW DSP","volume":"14","author":"Zheng","year":"2009","journal-title":"Tsinghua Sci. Technol."},{"key":"2017012317150697000_bxx001v1.25","unstructured":"(2016) The Gem5 Simulator System: A Modular Platform for Computer System Architecture Research. DOI=http:\/\/gem5.org\/Main_Page."},{"key":"2017012317150697000_bxx001v1.26","doi-asserted-by":"crossref","unstructured":"Ducroux, T. , Haugou, G. , Risson, V. and Vivet, P. (2013) Fast and Accurate Power Annotated Simulation: Application to a Many-Core Architecture. In Proc. of PATMOS'13, pp. 191\u2013198. IEEE Computer Society, Washington, DC.","DOI":"10.1109\/PATMOS.2013.6662173"}],"container-title":["The Computer Journal"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/academic.oup.com\/comjnl\/article-pdf\/doi\/10.1093\/comjnl\/bxx001\/9673758\/bxx001.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,14]],"date-time":"2025-06-14T00:16:09Z","timestamp":1749860169000},"score":1,"resource":{"primary":{"URL":"https:\/\/academic.oup.com\/comjnl\/article-lookup\/doi\/10.1093\/comjnl\/bxx001"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1,22]]},"references-count":26,"alternative-id":["10.1093\/comjnl\/bxx001"],"URL":"https:\/\/doi.org\/10.1093\/comjnl\/bxx001","relation":{},"ISSN":["0010-4620","1460-2067"],"issn-type":[{"type":"print","value":"0010-4620"},{"type":"electronic","value":"1460-2067"}],"subject":[],"published":{"date-parts":[[2017,1,22]]}}}