{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T11:28:06Z","timestamp":1761996486300,"version":"build-2065373602"},"reference-count":43,"publisher":"Oxford University Press (OUP)","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,1,1]]},"DOI":"10.1093\/comjnl\/bxx038","type":"journal-article","created":{"date-parts":[[2017,4,11]],"date-time":"2017-04-11T19:10:35Z","timestamp":1491937835000},"page":"74-94","source":"Crossref","is-referenced-by-count":5,"title":["On the Interplay Between Throughput, Fairness and Energy Efficiency on Asymmetric Multicore Processors"],"prefix":"10.1093","volume":"61","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1343-7108","authenticated-orcid":false,"given":"J C","family":"Saez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A","family":"Pousa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A E de","family":"Giusti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0687-3737","authenticated-orcid":false,"given":"M","family":"Prieto-Matias","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"286","published-online":{"date-parts":[[2017,4,27]]},"reference":[{"year":"2004","key":"key\n\t\t\t\t20180119051502_bxx038C1"},{"author":"Samsung","key":"key\n\t\t\t\t20180119051502_bxx038C2"},{"year":"2012","key":"key\n\t\t\t\t20180119051502_bxx038C3"},{"key":"key\n\t\t\t\t20180119051502_bxx038C4","first-page":"45:1","article-title":"A survey of techniques for architecting and managing asymmetric multicore processors","volume":"48","year":"2016","journal-title":"ACM Comput. Surv."},{"year":"2010","key":"key\n\t\t\t\t20180119051502_bxx038C5"},{"key":"key\n\t\t\t\t20180119051502_bxx038C6","first-page":"6:1","article-title":"Leveraging core specialization via OS scheduling to improve performance on asymmetric multicore systems","volume":"30","year":"2012","journal-title":"ACM Trans. Comput. Syst."},{"key":"key\n\t\t\t\t20180119051502_bxx038C7","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1145\/1531793.1531804","article-title":"HASS: a scheduler for heterogeneous multicore systems","volume":"43","year":"2009","journal-title":"ACM Oper. Syst. Rev."},{"year":"2006","key":"key\n\t\t\t\t20180119051502_bxx038C8"},{"year":"2005","key":"key\n\t\t\t\t20180119051502_bxx038C9"},{"year":"2012","key":"key\n\t\t\t\t20180119051502_bxx038C10"},{"year":"2014","key":"key\n\t\t\t\t20180119051502_bxx038C11"},{"year":"2007","key":"key\n\t\t\t\t20180119051502_bxx038C12"},{"year":"2010","key":"key\n\t\t\t\t20180119051502_bxx038C13"},{"year":"2015","key":"key\n\t\t\t\t20180119051502_bxx038C14"},{"year":"2010","key":"key\n\t\t\t\t20180119051502_bxx038C15"},{"year":"2013","key":"key\n\t\t\t\t20180119051502_bxx038C16"},{"key":"key\n\t\t\t\t20180119051502_bxx038C17","doi-asserted-by":"crossref","first-page":"271","DOI":"10.1016\/j.micpro.2015.04.008","article-title":"Cross-architecture prediction based scheduling for energy efficient execution on single-ISA heterogeneous chip-multiprocessors","volume":"39","year":"2015","journal-title":"Microprocess. Microsyst."},{"key":"key\n\t\t\t\t20180119051502_bxx038C18","first-page":"15:1","article-title":"Energy-efficient thread assignment optimization for heterogeneous multicore systems","volume":"14","year":"2015","journal-title":"ACM Trans. Embed. Comput. Syst."},{"key":"key\n\t\t\t\t20180119051502_bxx038C19","doi-asserted-by":"crossref","first-page":"115","DOI":"10.1016\/j.jpdc.2016.12.011","article-title":"Towards completely fair scheduling on asymmetric single-ISA multicore processors","volume":"102","year":"2017","journal-title":"J. Parallel Distrib. Comput."},{"year":"2014","author":"ARM","key":"key\n\t\t\t\t20180119051502_bxx038C20"},{"year":"2006","key":"key\n\t\t\t\t20180119051502_bxx038C21"},{"year":"1994","key":"key\n\t\t\t\t20180119051502_bxx038C22"},{"key":"key\n\t\t\t\t20180119051502_bxx038C23","doi-asserted-by":"crossref","first-page":"1277","DOI":"10.1109\/4.535411","article-title":"Energy dissipation in general purpose microprocessors","volume":"31","year":"1996","journal-title":"IEEE J. Solid-State Circuits"},{"key":"key\n\t\t\t\t20180119051502_bxx038C24","first-page":"8:1","article-title":"Contention-aware scheduling on multicore systems","volume":"28","year":"2010","journal-title":"ACM Trans. Comput. Syst."},{"key":"key\n\t\t\t\t20180119051502_bxx038C25","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1093\/comjnl\/bxw065","article-title":"PMCTrack: delivering performance monitoring counter support to the OS scheduler","volume":"60","year":"2017","journal-title":"Comput. J."},{"year":"2013","key":"key\n\t\t\t\t20180119051502_bxx038C26"},{"year":"2016","author":"Hardkernel","key":"key\n\t\t\t\t20180119051502_bxx038C27"},{"year":"2003","key":"key\n\t\t\t\t20180119051502_bxx038C28"},{"key":"key\n\t\t\t\t20180119051502_bxx038C29","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1109\/MC.2008.209","article-title":"Amdahl\u2019s law in the multicore era","volume":"41","year":"2008","journal-title":"IEEE Comput."},{"year":"2012","key":"key\n\t\t\t\t20180119051502_bxx038C30"},{"year":"2013","key":"key\n\t\t\t\t20180119051502_bxx038C31"},{"year":"2013","key":"key\n\t\t\t\t20180119051502_bxx038C32"},{"key":"key\n\t\t\t\t20180119051502_bxx038C33","doi-asserted-by":"crossref","first-page":"160","DOI":"10.1109\/LCA.2014.2357805","article-title":"Thread lock section-aware scheduling on asymmetric single-ISA multi-core","volume":"14","year":"2015","journal-title":"IEEE Comput. Arch. Lett."},{"year":"2016","key":"key\n\t\t\t\t20180119051502_bxx038C34"},{"year":"2015","key":"key\n\t\t\t\t20180119051502_bxx038C35"},{"year":"2012","key":"key\n\t\t\t\t20180119051502_bxx038C36"},{"year":"2012","key":"key\n\t\t\t\t20180119051502_bxx038C37"},{"year":"2015","key":"key\n\t\t\t\t20180119051502_bxx038C38"},{"year":"2016","key":"key\n\t\t\t\t20180119051502_bxx038C39"},{"key":"key\n\t\t\t\t20180119051502_bxx038C40","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1109\/MM.2008.47","article-title":"Using asymmetric single-ISA CMPs to save energy on operating systems","volume":"28","year":"2008","journal-title":"IEEE Micro"},{"key":"key\n\t\t\t\t20180119051502_bxx038C41","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1145\/1618525.1618538","article-title":"Towards better performance per watt in virtual environments on asymmetric single-ISA multi-core systems","volume":"43","year":"2009","journal-title":"SIGOPS Oper. Syst. Rev."},{"year":"2014","author":"ARM","key":"key\n\t\t\t\t20180119051502_bxx038C42"},{"key":"key\n\t\t\t\t20180119051502_bxx038C43","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1145\/1656274.1656278","article-title":"The WEKA data mining software: an update","volume":"11","year":"2009","journal-title":"SIGKDD Explor. Newsl."}],"container-title":["The Computer Journal"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/academic.oup.com\/comjnl\/article-pdf\/61\/1\/74\/23571945\/bxx038.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,19]],"date-time":"2018-01-19T11:24:41Z","timestamp":1516361081000},"score":1,"resource":{"primary":{"URL":"http:\/\/academic.oup.com\/comjnl\/article\/61\/1\/74\/3769278"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4,27]]},"references-count":43,"journal-issue":{"issue":"1","published-online":{"date-parts":[[2017,4,27]]},"published-print":{"date-parts":[[2018,1,1]]}},"URL":"https:\/\/doi.org\/10.1093\/comjnl\/bxx038","relation":{},"ISSN":["0010-4620","1460-2067"],"issn-type":[{"type":"print","value":"0010-4620"},{"type":"electronic","value":"1460-2067"}],"subject":[],"published-other":{"date-parts":[[2018,1]]},"published":{"date-parts":[[2017,4,27]]}}}