{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T01:40:51Z","timestamp":1725414051191},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,9]]},"DOI":"10.1109\/3dic.2009.5306524","type":"proceedings-article","created":{"date-parts":[[2009,11,5]],"date-time":"2009-11-05T13:42:09Z","timestamp":1257428529000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Development of a new self-assembled die bonder to three-dimensionally stack known good dies in batch"],"prefix":"10.1109","author":[{"given":"Takafumi","family":"Fukushima","sequence":"first","affiliation":[]},{"given":"Eiji","family":"Iwata","sequence":"additional","affiliation":[]},{"given":"Tetsu","family":"Tanaka","sequence":"additional","affiliation":[]},{"given":"Mitsumasa","family":"Koyanagi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796735"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796735"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609347"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4419119"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007463"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884079"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/40.710867"},{"key":"10","first-page":"159","article-title":"chip to wafer bonding: latest technology and future prospective","author":"wickramanayaka","year":"2009","journal-title":"Proc of the 15th Int Micromachine\/Nanotech Symposium -MEMS World"},{"key":"7","first-page":"186","article-title":"three-dimensional processor system fabricated by wafer stacking technology","author":"ono","year":"2002","journal-title":"Proc Int Symp on Low-Power and High-Speed Chips (COOL Chips V)"},{"key":"6","first-page":"270","article-title":"neuromorphic vision chip fabricated using three-dimensional integration technology","author":"koyanagi","year":"2001","journal-title":"Proc IEEE Int Solid State Circuits Conf (ISSCC)"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2000.904284"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1999.824289"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.45.3030"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.43.L829"}],"event":{"name":"2009 IEEE International Conference on 3D System Integration (3DIC)","start":{"date-parts":[[2009,9,28]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2009,9,30]]}},"container-title":["2009 IEEE International Conference on 3D System Integration"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5290624\/5306519\/05306524.pdf?arnumber=5306524","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T02:43:09Z","timestamp":1489804989000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5306524\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/3dic.2009.5306524","relation":{},"subject":[],"published":{"date-parts":[[2009,9]]}}}