{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,3]],"date-time":"2025-11-03T13:26:12Z","timestamp":1762176372803,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,9]]},"DOI":"10.1109\/3dic.2009.5306539","type":"proceedings-article","created":{"date-parts":[[2009,11,5]],"date-time":"2009-11-05T18:42:09Z","timestamp":1257446529000},"page":"1-7","source":"Crossref","is-referenced-by-count":38,"title":["System-level comparison of power delivery design for 2D and 3D ICs"],"prefix":"10.1109","author":[{"given":"Nauman H.","family":"Khan","sequence":"first","affiliation":[]},{"given":"Syed M.","family":"Alam","sequence":"additional","affiliation":[]},{"given":"Soha","family":"Hassoun","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Redistributed Chip Packaging (RCP) Technology","year":"0","key":"17"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147128"},{"key":"16","doi-asserted-by":"crossref","first-page":"553","DOI":"10.1147\/JRD.2008.5388564","article-title":"three-dimensional silicon integration","volume":"52","author":"uknickerbocker","year":"2008","journal-title":"IBM Journal of Research and Development"},{"key":"13","first-page":"4","article-title":"through-substrate interconnects for 3d ics, rf systems, and mems","author":"wu","year":"2006","journal-title":"2007 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems 10-12 Jan 2007"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379023"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364663"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.92"},{"journal-title":"MITLL Low-Power FDSOI CMOS Process Application Notes","year":"0","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2006.1648688"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/92.974905"},{"key":"10","doi-asserted-by":"crossref","first-page":"83","DOI":"10.1145\/342001.339657","article-title":"wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Computer Architecture 2000 Proceedings of the 27th International Symposium on"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233666"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1393940"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"4","article-title":"wafer-level 3d interconnects via cu bonding","author":"morrow","year":"2004","journal-title":"Proceedings of the 21st Advanced Metallization Conference"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.2007.4387161"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397340"}],"event":{"name":"2009 IEEE International Conference on 3D System Integration (3DIC)","start":{"date-parts":[[2009,9,28]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2009,9,30]]}},"container-title":["2009 IEEE International Conference on 3D System Integration"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5290624\/5306519\/05306539.pdf?arnumber=5306539","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T01:28:06Z","timestamp":1497835686000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5306539\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,9]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/3dic.2009.5306539","relation":{},"subject":[],"published":{"date-parts":[[2009,9]]}}}