{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T07:52:31Z","timestamp":1729669951257,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,9]]},"DOI":"10.1109\/3dic.2009.5306540","type":"proceedings-article","created":{"date-parts":[[2009,11,5]],"date-time":"2009-11-05T18:42:09Z","timestamp":1257446529000},"page":"1-7","source":"Crossref","is-referenced-by-count":2,"title":["Physical mapping and performance study of a multi-clock 3-Dimensional Network-on-Chip mesh"],"prefix":"10.1109","author":[{"given":"Matt","family":"Grange","sequence":"first","affiliation":[]},{"given":"Awet Yemane","family":"Weldezion","sequence":"additional","affiliation":[]},{"given":"Dinesh","family":"Pamunuwa","sequence":"additional","affiliation":[]},{"given":"Roshan","family":"Weerasekera","sequence":"additional","affiliation":[]},{"given":"Zhonghai","family":"Lu","sequence":"additional","affiliation":[]},{"given":"Axel","family":"Jantsch","sequence":"additional","affiliation":[]},{"given":"Dave","family":"Shippen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893649"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.810800"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.13"},{"key":"15","article-title":"design and implementation of a hot-potato switch in a network on chip","author":"nilsson","year":"2002","journal-title":"Me?moire Departement of Microelectronics and Information Technology"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2004.03.005"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20050068"},{"year":"0","key":"14"},{"key":"11","doi-asserted-by":"crossref","first-page":"130","DOI":"10.1145\/1150019.1136497","article-title":"design and management of 3 d chip multiprocessors using network-in-memory","volume":"34","author":"li","year":"2006","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.4108\/ICST.NANONET2007.2033"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144268"},{"key":"20","first-page":"53","article-title":"copper-nail tsv technology for 3d-stacked ic integration","volume":"50","author":"snoeckx","year":"2007","journal-title":"Solid State Technology"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0491"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373606"},{"journal-title":"System Interconnection Design Trade-offs in Three- Dimensional Integrated Circuits","year":"2008","author":"weerasekera","key":"24"},{"key":"25","article-title":"closed-form equations for through-silicon via (tsv) parasitics in 3-d integrated circuits (ics)","author":"weerasekera","year":"2009","journal-title":"Workshop Notes Design Automation and Test in Europe Conference (DATE)"},{"key":"26","first-page":"212","article-title":"extending systems-on-chip to the third dimension: performance, cost and technological tradeoffs","author":"weerasekera","year":"2007","journal-title":"Proc IEEE\/ACM Int Conf on Comp -Aided Design (ICCAD)"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071459"},{"key":"28","article-title":"bandwidth optimization for through silicon via (tsv) bundles in 3d integrated circuits","author":"weldezion","year":"2009","journal-title":"Workshop Notes Design Automation and Test in Europe Conference (DATE)"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/12.53599"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2008.5388564"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1985.22046"},{"key":"7","article-title":"examination of delay and signal integrity metrics in through silicon vias","author":"grange","year":"2009","journal-title":"Workshop Notes Design Automation and Test in Europe Conference (DATE)"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.142"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2004","author":"dally","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250680"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2007.373897"}],"event":{"name":"2009 IEEE International Conference on 3D System Integration (3DIC)","start":{"date-parts":[[2009,9,28]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2009,9,30]]}},"container-title":["2009 IEEE International Conference on 3D System Integration"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5290624\/5306519\/05306540.pdf?arnumber=5306540","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T01:28:06Z","timestamp":1497835686000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5306540\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,9]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/3dic.2009.5306540","relation":{},"subject":[],"published":{"date-parts":[[2009,9]]}}}