{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T16:28:50Z","timestamp":1774801730804,"version":"3.50.1"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,9]]},"DOI":"10.1109\/3dic.2009.5306565","type":"proceedings-article","created":{"date-parts":[[2009,11,5]],"date-time":"2009-11-05T13:42:09Z","timestamp":1257428529000},"page":"1-4","source":"Crossref","is-referenced-by-count":17,"title":["Arithmetic unit design using 180nm TSV-based 3D stacking technology"],"prefix":"10.1109","author":[{"given":"J.","family":"Ouyang","sequence":"first","affiliation":[]},{"given":"G.","family":"Sun","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Chen","sequence":"additional","affiliation":[]},{"given":"L.","family":"Duan","sequence":"additional","affiliation":[]},{"given":"T.","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Xie","sequence":"additional","affiliation":[]},{"given":"M. J.","family":"Irwin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","first-page":"130","DOI":"10.1145\/1150019.1136497","article-title":"design and management of 3d chip multiprocessors using network-in-memory","author":"li","year":"2006","journal-title":"Int Symp Comput Architect"},{"key":"2","first-page":"1713","article-title":"effect of wire delay on the design of prefix adders in deep-submicron technology","volume":"2","author":"huang","year":"2000","journal-title":"Asilomar Conf Signals Syst Comp"},{"key":"10","author":"lincoln lab","year":"2008","journal-title":"MITLL Low Power FDSOI CMOS Process Design Guide"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269100"},{"key":"7","doi-asserted-by":"crossref","first-page":"622","DOI":"10.1145\/1278480.1278636","article-title":"scalability of 3d-integrated arithmetic units in high-performance microprocessors","author":"puttaswamy","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.41"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.56"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915429"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1988.25694"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1973.5009159"},{"key":"11","author":"hao","year":"2006","journal-title":"Design and verification methodology for complex three-dimensional digital integrated circuit"}],"event":{"name":"2009 IEEE International Conference on 3D System Integration (3DIC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2009,9,28]]},"end":{"date-parts":[[2009,9,30]]}},"container-title":["2009 IEEE International Conference on 3D System Integration"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5290624\/5306519\/05306565.pdf?arnumber=5306565","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T21:28:06Z","timestamp":1497821286000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5306565\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,9]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/3dic.2009.5306565","relation":{},"subject":[],"published":{"date-parts":[[2009,9]]}}}