{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,13]],"date-time":"2025-02-13T05:28:13Z","timestamp":1739424493033,"version":"3.37.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,9]]},"DOI":"10.1109\/3dic.2009.5306577","type":"proceedings-article","created":{"date-parts":[[2009,11,5]],"date-time":"2009-11-05T18:42:09Z","timestamp":1257446529000},"page":"1-6","source":"Crossref","is-referenced-by-count":14,"title":["Impacts of though-DRAM vias in 3D processor-DRAM integrated systems"],"prefix":"10.1109","author":[{"given":"Qi","family":"Wu","sequence":"first","affiliation":[]},{"given":"Ken","family":"Rose","sequence":"additional","affiliation":[]},{"given":"Jian-Qiang","family":"Lu","sequence":"additional","affiliation":[]},{"given":"Tong","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"INTEL Corporation Xeon Processors","year":"0","key":"17"},{"journal-title":"The International Technology Roadmap for Semiconductors (ITRS)","year":"2007","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2008.5388558"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2003.821591"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"journal-title":"An integrated cache and memory access time cycle time area leakage and dynamic power model","year":"0","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1007\/1-84628-235-7_33"},{"key":"12","doi-asserted-by":"crossref","DOI":"10.1145\/1168857.1168873","article-title":"picoserver: using 3d stacking technology to enable a compact energy efficient chip multiprocessor","author":"kgil","year":"2006","journal-title":"Proc Architectural Support for Programming Languages and Operating Systems"},{"key":"3","doi-asserted-by":"crossref","DOI":"10.1145\/1168857.1168873","article-title":"picoserver: using 3d stacking technology to enable a compact energy efficient chip multiprocessor","author":"kgil","year":"2006","journal-title":"Proc Architectural Support for Programming Languages and Operating Systems"},{"year":"0","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873616"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2008.5388561"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.59"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007458"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977293"}],"event":{"name":"2009 IEEE International Conference on 3D System Integration (3DIC)","start":{"date-parts":[[2009,9,28]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2009,9,30]]}},"container-title":["2009 IEEE International Conference on 3D System Integration"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5290624\/5306519\/05306577.pdf?arnumber=5306577","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,13]],"date-time":"2025-02-13T02:43:44Z","timestamp":1739414624000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5306577\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,9]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/3dic.2009.5306577","relation":{},"subject":[],"published":{"date-parts":[[2009,9]]}}}