{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T15:24:26Z","timestamp":1729610666552,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,11]]},"DOI":"10.1109\/3dic.2010.5751433","type":"proceedings-article","created":{"date-parts":[[2011,4,18]],"date-time":"2011-04-18T09:44:45Z","timestamp":1303119885000},"page":"1-4","source":"Crossref","is-referenced-by-count":5,"title":["Enabling power distribution network analysis flows for 3D ICs"],"prefix":"10.1109","author":[{"given":"Xiang","family":"Hu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Toms","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Riko","family":"Radojcic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matt","family":"Nowak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nick","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chung-Kuan","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.2007.4387176"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/EPEPS.2010.5642543"},{"key":"ref6","first-page":"65","article-title":"Cost-Aware Lifetime Yield Analysis of Heterogeneous 3D On-chip Cache","author":"vaidyanathan","year":"2000","journal-title":"IEEE International Workshop on Memory Technology Design and Testing"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796518"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"498","DOI":"10.1109\/MDT.2005.136","article-title":"Demystifying 3D ICs: the pros and cons of going vertical","volume":"22","author":"davis","year":"2010","journal-title":"IEEE Design and Test of Computers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306542"}],"event":{"name":"2010 IEEE International 3D Systems Integration Conference (3DIC)","start":{"date-parts":[[2010,11,16]]},"location":"Munich, Germany","end":{"date-parts":[[2010,11,18]]}},"container-title":["2010 IEEE International 3D Systems Integration Conference (3DIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5742028\/5751414\/05751433.pdf?arnumber=5751433","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T18:50:09Z","timestamp":1497898209000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5751433\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/3dic.2010.5751433","relation":{},"subject":[],"published":{"date-parts":[[2010,11]]}}}